Add another test with constant driver

diff --git a/tests/various/submod.ys b/tests/various/submod.ys
index 271a8edefab3fa99d929095330ca0b6ae13869d0..a9d3fe672fd042002a113988f68a58b0420225f4 100644 (file)
--- a/tests/various/submod.ys
+++ b/tests/various/submod.ys
@@ -23,3 +23,31 @@ design -import gate -as gate
 
 miter -equiv -flatten -make_assert -make_outputs gold gate miter
 sat -verify -prove-asserts -show-ports miter
+
+
+design -reset
+read_verilog <<EOT
+module top(input a, output [1:0] b);
+(* submod="bar" *) sub s1(a, b[1]);
+assign b[0] = 1'b0;
+endmodule
+
+module sub(input a, output c);
+assign c = a;
+endmodule
+EOT
+
+hierarchy -top top
+proc
+design -save gold
+
+submod
+dump
+flatten
+design -stash gate
+
+design -import gold -as gold
+design -import gate -as gate
+
+miter -equiv -flatten -make_assert -make_outputs gold gate miter
+sat -verify -prove-asserts -show-ports miter