projects
/
openpower-isa.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
71de063
)
msr and svstate default to None in TestCase, they're replaced with actual values...
author
Jacob Lifshay
<programmerjake@gmail.com>
Thu, 16 Nov 2023 03:31:32 +0000
(19:31 -0800)
committer
Jacob Lifshay
<programmerjake@gmail.com>
Thu, 16 Nov 2023 03:31:32 +0000
(19:31 -0800)
src/openpower/test/common.py
patch
|
blob
|
history
diff --git
a/src/openpower/test/common.py
b/src/openpower/test/common.py
index 97115a74ba624c7d373d87c590cbf090b3214a12..b3b89876398b49e3bbdbd5d388d21d58b1eb8623 100644
(file)
--- a/
src/openpower/test/common.py
+++ b/
src/openpower/test/common.py
@@
-190,10
+190,10
@@
class TestCase:
__test__ = False # pytest should ignore this class
def __init__(self, program, name, regs=None, sprs=None, cr=0, mem=None,
- msr=
0
,
+ msr=
None
,
do_sim=True,
extra_break_addr=None,
- svstate=
0
,
+ svstate=
None
,
expected=None,
stop_at_pc=None,
test_file=None,