projects
/
riscv-isa-sim.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
f14cdda
)
add extra debug printing for c.lwsp
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sun, 7 Oct 2018 05:52:11 +0000
(06:52 +0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sun, 7 Oct 2018 05:52:11 +0000
(06:52 +0100)
riscv/insn_template_sv.cc
patch
|
blob
|
history
diff --git
a/riscv/insn_template_sv.cc
b/riscv/insn_template_sv.cc
index f34938481c579931e8b687a9d16acb40bd05ae38..db0525355727fa7df71aabac5ab3e55bf0ad8e54 100644
(file)
--- a/
riscv/insn_template_sv.cc
+++ b/
riscv/insn_template_sv.cc
@@
-122,6
+122,14
@@
reg_t FN(processor_t* p, insn_t s_insn, reg_t pc)
vlen, insn.stop_vloop(),
dest_pred & (1<<voffs), READ_REG(insn._rvc_rs2()),
insn._rvc_rs2(), insn.rvc_lwsp_imm(), READ_REG(sp));
+#endif
+#ifdef INSN_C_LWSP
+ fprintf(stderr, "pre %s %x vloop %d %d %d" \
+ "vlen %d stop %d pred %lx rdv %lx rd %d rvc2 %d sp %lx\n",
+ xstr(INSN), INSNCODE, voffs, *src_offs, *dest_offs,
+ vlen, insn.stop_vloop(),
+ dest_pred & (1<<voffs), READ_REG(insn._rd()),
+ insn._rd(), insn.rvc_lwsp_imm(), READ_REG(sp));
#endif
#include INCLUDEFILE
#ifdef DEST_PREDINT