projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
fa60f5e
)
(no commit message)
author
lkcl
<lkcl@web>
Tue, 26 Apr 2022 23:20:30 +0000
(
00:20
+0100)
committer
IkiWiki
<ikiwiki.info>
Tue, 26 Apr 2022 23:20:30 +0000
(
00:20
+0100)
openpower/sv/biginteger/analysis.mdwn
patch
|
blob
|
history
diff --git
a/openpower/sv/biginteger/analysis.mdwn
b/openpower/sv/biginteger/analysis.mdwn
index 52833d4bffbe75ff72da5c3f96c3515245d6dd93..28f535db4524689ac060d77d592454577c7fa54b 100644
(file)
--- a/
openpower/sv/biginteger/analysis.mdwn
+++ b/
openpower/sv/biginteger/analysis.mdwn
@@
-125,6
+125,10
@@
one scalar register effectively as a full 64-bit carry/chain
but in the case of shift, an OR may glue things together, easily,
and in parallel.
+With Scalar shift and rotate operations in the Power ISA already being
+complex and very comprehensive, it is hard to justify creating complex
+3-in 2-out variants when a sequence of 3 simple instructions will suffice.
+
# Vector Multiply
Long-multiply, assuming an O(N^2) algorithm, is performed by summing