projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
17c92dc
)
macc test fix
author
SergeyDegtyar
<sndegtyar@gmail.com>
Fri, 30 Aug 2019 13:01:36 +0000
(16:01 +0300)
committer
SergeyDegtyar
<sndegtyar@gmail.com>
Fri, 30 Aug 2019 13:01:36 +0000
(16:01 +0300)
tests/ice40/macc.ys
patch
|
blob
|
history
diff --git
a/tests/ice40/macc.ys
b/tests/ice40/macc.ys
index d65c31b73ec9fd09fc1f00df2f83ee9526d534f1..fe5b5f662f9d5e0ac49aa23918d0afbee67f3c0e 100644
(file)
--- a/
tests/ice40/macc.ys
+++ b/
tests/ice40/macc.ys
@@
-5,6
+5,6
@@
equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40 -dsp # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module
select -assert-count 38 t:SB_LUT4
-select -assert-count
6
t:SB_CARRY
+select -assert-count
3
t:SB_CARRY
select -assert-count 7 t:SB_DFFSR
select -assert-none t:SB_LUT4 t:SB_CARRY t:SB_DFFSR %% t:* %D