projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
8a708d1
)
Disable dist RAM boxes due to comb loop
author
Eddie Hung
<eddie@fpgeh.com>
Tue, 11 Jun 2019 19:02:51 +0000
(12:02 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Tue, 11 Jun 2019 19:02:51 +0000
(12:02 -0700)
techlibs/xilinx/cells_sim.v
patch
|
blob
|
history
diff --git
a/techlibs/xilinx/cells_sim.v
b/techlibs/xilinx/cells_sim.v
index 14e35737e673eeb02b8dc3b11974dbc7d45a787f..d9aa366665f0a39d8e08e3275b087a619ee19a62 100644
(file)
--- a/
techlibs/xilinx/cells_sim.v
+++ b/
techlibs/xilinx/cells_sim.v
@@
-281,7
+281,7
@@
module FDPE_1 ((* abc_flop_q *) output reg Q, input C, CE, D, PRE);
always @(negedge C, posedge PRE) if (PRE) Q <= 1'b1; else if (CE) Q <= D;
endmodule
-(* abc_box_id = 4 /*, lib_whitebox*/ *)
+
//
(* abc_box_id = 4 /*, lib_whitebox*/ *)
module RAM64X1D (
output DPO, SPO,
input D, WCLK, WE,
@@
-299,7
+299,7
@@
module RAM64X1D (
always @(posedge clk) if (WE) mem[a] <= D;
endmodule
-(* abc_box_id = 5 /*, lib_whitebox*/ *)
+
//
(* abc_box_id = 5 /*, lib_whitebox*/ *)
module RAM128X1D (
output DPO, SPO,
input D, WCLK, WE,