projects
/
openpower-isa.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
d612cd5
)
log asmop to LogKind.InstrInOuts too since only printing `.long 0xFOOBAR` isn't very...
author
Jacob Lifshay
<programmerjake@gmail.com>
Thu, 28 Sep 2023 02:25:57 +0000
(19:25 -0700)
committer
Jacob Lifshay
<programmerjake@gmail.com>
Thu, 28 Sep 2023 02:25:57 +0000
(19:25 -0700)
src/openpower/decoder/isa/caller.py
patch
|
blob
|
history
diff --git
a/src/openpower/decoder/isa/caller.py
b/src/openpower/decoder/isa/caller.py
index c070337b96677f05cc34e0f8c47759a1fda4d218..ce5a80acf102f62f6017d70f33f47e25b466d1eb 100644
(file)
--- a/
src/openpower/decoder/isa/caller.py
+++ b/
src/openpower/decoder/isa/caller.py
@@
-1926,7
+1926,8
@@
class ISACaller(ISACallerHelper, ISAFPHelpers, StepLoop):
# TODO, asmregs is from the spec, e.g. add RT,RA,RB
# see http://bugs.libre-riscv.org/show_bug.cgi?id=282
asmop = yield from self.get_assembly_name()
- log("call", ins_name, asmop)
+ log("call", ins_name, asmop,
+ kind=LogKind.InstrInOuts)
# sv.setvl is *not* a loop-function. sigh
log("is_svp64_mode", self.is_svp64_mode, asmop)