projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(from parent 1:
13cc106
)
INMODE is 5 bits
author
Eddie Hung
<eddie@fpgeh.com>
Thu, 8 Aug 2019 17:44:35 +0000
(10:44 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Thu, 8 Aug 2019 17:44:35 +0000
(10:44 -0700)
techlibs/xilinx/dsp_map.v
patch
|
blob
|
history
diff --git
a/techlibs/xilinx/dsp_map.v
b/techlibs/xilinx/dsp_map.v
index 3d7b09d69d6f7476eaffe37aaad822ac7d5f5baa..423e12fbec7de1fd67a8a8fe2affdfbdc53288bf 100644
(file)
--- a/
techlibs/xilinx/dsp_map.v
+++ b/
techlibs/xilinx/dsp_map.v
@@
-32,7
+32,7
@@
module \$__MUL25X18 (input signed [24:0] A, input signed [17:0] B, output signed
.D(24'b0),
.P(P_48),
- .INMODE(
4'b
0000),
+ .INMODE(
5'b0
0000),
.ALUMODE(4'b0000),
.OPMODE(7'b000101),
.CARRYINSEL(3'b000),