projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
c9b3cd0
)
add MESI cache implementations
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sun, 2 Dec 2018 09:03:47 +0000
(09:03 +0000)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sun, 2 Dec 2018 09:03:47 +0000
(09:03 +0000)
3d_gpu/microarchitecture.mdwn
patch
|
blob
|
history
diff --git
a/3d_gpu/microarchitecture.mdwn
b/3d_gpu/microarchitecture.mdwn
index 665dde99ab8e995207f599f1ad0850de4e7971c8..7922e18977cdc9ebebdf2cc3e5500a91e391b64d 100644
(file)
--- a/
3d_gpu/microarchitecture.mdwn
+++ b/
3d_gpu/microarchitecture.mdwn
@@
-113,6
+113,8
@@
called the flip-flops orchestrating the timing "collectors".
* <https://en.wikipedia.org/wiki/Reservation_station>
* <https://en.wikipedia.org/wiki/Register_renaming> points out that
reservation stations take a *lot* of power.
+* MESI cache protocol, python <https://github.com/sunkarapk/mesi-cache.git>
+ <https://github.com/afwolfe/mesi-simulator>
* <https://en.wikipedia.org/wiki/Classic_RISC_pipeline#Solution_A._Bypassing>
pipeline bypassing
* Register File Bank Cacheing <https://www.princeton.edu/~rblee/ELE572Papers/MultiBankRegFile_ISCA2000.pdf>