projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
3c4758c
)
cxxrtl: remove inaccurate comment. NFC.
author
whitequark
<whitequark@whitequark.org>
Wed, 15 Apr 2020 19:01:17 +0000
(19:01 +0000)
committer
whitequark
<whitequark@whitequark.org>
Thu, 16 Apr 2020 16:45:54 +0000
(16:45 +0000)
backends/cxxrtl/cxxrtl.cc
patch
|
blob
|
history
diff --git
a/backends/cxxrtl/cxxrtl.cc
b/backends/cxxrtl/cxxrtl.cc
index d1a855bf0f3f3c6254c2c61773e30420b2a74710..d6b901aa0832ae2ce658e3367c1fd186a62b06e4 100644
(file)
--- a/
backends/cxxrtl/cxxrtl.cc
+++ b/
backends/cxxrtl/cxxrtl.cc
@@
-1425,8
+1425,6
@@
struct CxxrtlWorker {
if (cell->getPort(ID(CLK)).is_wire())
register_edge_signal(sigmap, cell->getPort(ID(CLK)),
cell->parameters[ID(CLK_POLARITY)].as_bool() ? RTLIL::STp : RTLIL::STn);
- // The $adff and $dffsr cells are level-sensitive, not edge-sensitive (in spite of the fact that they
- // are inferred from an edge-sensitive Verilog process) and do not correspond to an edge-type sync rule.
}
// Similar for memory port cells.
if (cell->type.in(ID($memrd), ID($memwr))) {