projects
/
riscv-isa-sim.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
060d4ee
)
Remove already-implemented TODO.
author
Tim Newsome
<tim@sifive.com>
Mon, 9 May 2016 21:43:12 +0000
(14:43 -0700)
committer
Tim Newsome
<tim@sifive.com>
Mon, 23 May 2016 19:12:12 +0000
(12:12 -0700)
riscv/processor.cc
patch
|
blob
|
history
diff --git
a/riscv/processor.cc
b/riscv/processor.cc
index 87e509dfeeb7c29e28ebaf3c7b2b5b0cf4bc5a95..25b6144c41ccca0f1f671479c03e0e520110950b 100644
(file)
--- a/
riscv/processor.cc
+++ b/
riscv/processor.cc
@@
-380,7
+380,6
@@
void processor_t::set_csr(int which, reg_t val)
case CSR_MCAUSE: state.mcause = val; break;
case CSR_MBADADDR: state.mbadaddr = val; break;
case CSR_DCSR:
- // TODO: Use get_field style
state.dcsr.prv = get_field(val, DCSR_PRV);
state.dcsr.step = get_field(val, DCSR_STEP);
// TODO: ndreset and fullreset