Merge branch: Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor
authorClifford Wolf <clifford@clifford.at>
Wed, 23 Jul 2014 08:05:42 +0000 (10:05 +0200)
committerClifford Wolf <clifford@clifford.at>
Wed, 23 Jul 2014 08:05:42 +0000 (10:05 +0200)

Trivial merge