projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
1583259
)
nullptr check
author
Eddie Hung
<eddie@fpgeh.com>
Tue, 25 Jun 2019 06:37:01 +0000
(23:37 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Tue, 25 Jun 2019 06:37:01 +0000
(23:37 -0700)
passes/techmap/abc9.cc
patch
|
blob
|
history
diff --git
a/passes/techmap/abc9.cc
b/passes/techmap/abc9.cc
index f90834aa937ddc6e482ea67ae024b79f88995f6f..0312e3e1f01ba4127267d73b05065cfbddc765d9 100644
(file)
--- a/
passes/techmap/abc9.cc
+++ b/
passes/techmap/abc9.cc
@@
-124,6
+124,7
@@
void handle_loops(RTLIL::Design *design)
RTLIL::SigSpec sig;
for (auto b : it->second) {
Wire *w = b.wire;
+ if (!w) continue;
if (w->port_output) {
log_assert(w->get_bool_attribute("\\abc_scc_break"));
w = module->wire(stringf("%s.abci", w->name.c_str()));