projects
/
riscv-isa-sim.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
9ae33e3
)
disable jal in sv
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sun, 14 Oct 2018 12:30:48 +0000
(13:30 +0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sun, 14 Oct 2018 12:30:48 +0000
(13:30 +0100)
id_regs.py
patch
|
blob
|
history
diff --git
a/id_regs.py
b/id_regs.py
index 614eeac758b17a0afb3cdb2fd70a7ce2f69e10a4..6aa96f2ffe7971910e4ebc75bc4ee4728f4cbe04 100644
(file)
--- a/
id_regs.py
+++ b/
id_regs.py
@@
-64,7
+64,7
@@
drlookup = { 'rd': 0, 'frd': 0, 'rs1': 1, 'rs2': 2, 'rs3': 3,
def find_registers(fname, insn, twin_predication, immed_offset, is_branch):
# HACK! macro-skipping of instructions too painful
- for notparallel in ['csr', 'lui', 'c_j', 'wfi', 'auipc',
+ for notparallel in ['csr', 'lui', 'c_j', 'wfi', 'auipc',
'jal',
'dret', 'uret', 'mret', 'sret',
'lr_d', 'lr_w', 'sc_d', 'sc_w',
'c_addi4spn', 'c_addi16sp']: