projects
/
gem5.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
80af653
)
Override addPrivateSplitL1Caches function in order to automatically set the tgts_per_...
author
Kevin Lim
<ktlim@umich.edu>
Thu, 29 Mar 2007 16:25:47 +0000
(12:25 -0400)
committer
Kevin Lim
<ktlim@umich.edu>
Thu, 29 Mar 2007 16:25:47 +0000
(12:25 -0400)
Remove this hack once the caches eventually get fixed.
--HG--
extra : convert_revision :
8c61ac1b6182f57ebbe3bcfeddb5a4f4334d7bc0
src/python/m5/objects/O3CPU.py
patch
|
blob
|
history
diff --git
a/src/python/m5/objects/O3CPU.py
b/src/python/m5/objects/O3CPU.py
index 20eef383fe0337dcef299b7b3de88148ce1af474..5fba4e96f97b0b6e1e95720b1cd4ef103023b05f 100644
(file)
--- a/
src/python/m5/objects/O3CPU.py
+++ b/
src/python/m5/objects/O3CPU.py
@@
-116,3
+116,8
@@
class DerivO3CPU(BaseCPU):
smtROBPolicy = Param.String("SMT ROB Sharing Policy")
smtROBThreshold = Param.String("SMT ROB Threshold Sharing Parameter")
smtCommitPolicy = Param.String("SMT Commit Policy")
+
+ def addPrivateSplitL1Caches(self, ic, dc):
+ BaseCPU.addPrivateSplitL1Caches(self, ic, dc)
+ self.icache.tgts_per_mshr = 20
+ self.dcache.tgts_per_mshr = 20