'tsunami-simple-timing-dual',
'twosys-tsunami-simple-atomic',
'tsunami-o3', 'tsunami-o3-dual',
+ 'tsunami-minor', 'tsunami-minor-dual',
'tsunami-inorder',
'tsunami-switcheroo-full']
if env['TARGET_ISA'] == 'sparc':
'realview-o3',
'realview-o3-checker',
'realview-o3-dual',
+ 'realview-minor',
+ 'realview-minor-dual',
'realview-switcheroo-atomic',
'realview-switcheroo-timing',
'realview-switcheroo-o3',
'pc-o3-timing',
'pc-switcheroo-full']
-configs += ['simple-atomic', 'simple-timing', 'o3-timing', 'memtest',
- 'simple-atomic-mp', 'simple-timing-mp', 'o3-timing-mp',
- 'inorder-timing', 'rubytest', 'tgen-simple-mem',
- 'tgen-dram-ctrl']
+configs += ['simple-atomic', 'simple-atomic-mp',
+ 'simple-timing', 'simple-timing-mp',
+ 'inorder-timing',
+ 'minor-timing', 'minor-timing-mp',
+ 'o3-timing', 'o3-timing-mp',
+ 'rubytest', 'memtest',
+ 'tgen-simple-mem', 'tgen-dram-ctrl']
if env['PROTOCOL'] != 'None':
if env['PROTOCOL'] == 'MI_example':
--- /dev/null
+# Copyright (c) 2013 ARM Limited
+# All rights reserved.
+#
+# The license below extends only to copyright in the software and shall
+# not be construed as granting a license to any other intellectual
+# property including but not limited to intellectual property relating
+# to a hardware implementation of the functionality of the software
+# licensed hereunder. You may use the software subject to the license
+# terms below provided that you ensure that this notice is replicated
+# unmodified and in its entirety in all distributions of the software,
+# modified or unmodified, in source code or in binary form.
+#
+# Copyright (c) 2006-2007 The Regents of The University of Michigan
+# All rights reserved.
+#
+# Redistribution and use in source and binary forms, with or without
+# modification, are permitted provided that the following conditions are
+# met: redistributions of source code must retain the above copyright
+# notice, this list of conditions and the following disclaimer;
+# redistributions in binary form must reproduce the above copyright
+# notice, this list of conditions and the following disclaimer in the
+# documentation and/or other materials provided with the distribution;
+# neither the name of the copyright holders nor the names of its
+# contributors may be used to endorse or promote products derived from
+# this software without specific prior written permission.
+#
+# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+#
+# Authors: Andreas Hansson
+
+from m5.objects import *
+from base_config import *
+
+nb_cores = 4
+root = BaseSESystem(mem_mode='timing', mem_class=DDR3_1600_x64,
+ cpu_class=MinorCPU, num_cpus=nb_cores).create_root()
--- /dev/null
+# Copyright (c) 2013 ARM Limited
+# All rights reserved.
+#
+# The license below extends only to copyright in the software and shall
+# not be construed as granting a license to any other intellectual
+# property including but not limited to intellectual property relating
+# to a hardware implementation of the functionality of the software
+# licensed hereunder. You may use the software subject to the license
+# terms below provided that you ensure that this notice is replicated
+# unmodified and in its entirety in all distributions of the software,
+# modified or unmodified, in source code or in binary form.
+#
+# Copyright (c) 2006-2007 The Regents of The University of Michigan
+# All rights reserved.
+#
+# Redistribution and use in source and binary forms, with or without
+# modification, are permitted provided that the following conditions are
+# met: redistributions of source code must retain the above copyright
+# notice, this list of conditions and the following disclaimer;
+# redistributions in binary form must reproduce the above copyright
+# notice, this list of conditions and the following disclaimer in the
+# documentation and/or other materials provided with the distribution;
+# neither the name of the copyright holders nor the names of its
+# contributors may be used to endorse or promote products derived from
+# this software without specific prior written permission.
+#
+# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+#
+# Authors: Andreas Hansson
+
+from m5.objects import *
+from base_config import *
+
+root = BaseSESystemUniprocessor(mem_mode='timing', mem_class=DDR3_1600_x64,
+ cpu_class=MinorCPU).create_root()
--- /dev/null
+# Copyright (c) 2012 ARM Limited
+# All rights reserved.
+#
+# The license below extends only to copyright in the software and shall
+# not be construed as granting a license to any other intellectual
+# property including but not limited to intellectual property relating
+# to a hardware implementation of the functionality of the software
+# licensed hereunder. You may use the software subject to the license
+# terms below provided that you ensure that this notice is replicated
+# unmodified and in its entirety in all distributions of the software,
+# modified or unmodified, in source code or in binary form.
+#
+# Redistribution and use in source and binary forms, with or without
+# modification, are permitted provided that the following conditions are
+# met: redistributions of source code must retain the above copyright
+# notice, this list of conditions and the following disclaimer;
+# redistributions in binary form must reproduce the above copyright
+# notice, this list of conditions and the following disclaimer in the
+# documentation and/or other materials provided with the distribution;
+# neither the name of the copyright holders nor the names of its
+# contributors may be used to endorse or promote products derived from
+# this software without specific prior written permission.
+#
+# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+#
+# Authors: Andreas Sandberg
+
+from m5.objects import *
+from arm_generic import *
+
+root = LinuxArmFSSystem(mem_mode='timing',
+ mem_class=DDR3_1600_x64,
+ cpu_class=MinorCPU,
+ num_cpus=2).create_root()
--- /dev/null
+# Copyright (c) 2014 ARM Limited
+# All rights reserved.
+#
+# The license below extends only to copyright in the software and shall
+# not be construed as granting a license to any other intellectual
+# property including but not limited to intellectual property relating
+# to a hardware implementation of the functionality of the software
+# licensed hereunder. You may use the software subject to the license
+# terms below provided that you ensure that this notice is replicated
+# unmodified and in its entirety in all distributions of the software,
+# modified or unmodified, in source code or in binary form.
+#
+# Redistribution and use in source and binary forms, with or without
+# modification, are permitted provided that the following conditions are
+# met: redistributions of source code must retain the above copyright
+# notice, this list of conditions and the following disclaimer;
+# redistributions in binary form must reproduce the above copyright
+# notice, this list of conditions and the following disclaimer in the
+# documentation and/or other materials provided with the distribution;
+# neither the name of the copyright holders nor the names of its
+# contributors may be used to endorse or promote products derived from
+# this software without specific prior written permission.
+#
+# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+#
+# Authors: Andreas Sandberg
+
+from m5.objects import *
+from arm_generic import *
+
+root = LinuxArmFSSystemUniprocessor(mem_mode='timing',
+ mem_class=DDR3_1600_x64,
+ cpu_class=MinorCPU).create_root()
--- /dev/null
+# Copyright (c) 2012 ARM Limited
+# All rights reserved.
+#
+# The license below extends only to copyright in the software and shall
+# not be construed as granting a license to any other intellectual
+# property including but not limited to intellectual property relating
+# to a hardware implementation of the functionality of the software
+# licensed hereunder. You may use the software subject to the license
+# terms below provided that you ensure that this notice is replicated
+# unmodified and in its entirety in all distributions of the software,
+# modified or unmodified, in source code or in binary form.
+#
+# Redistribution and use in source and binary forms, with or without
+# modification, are permitted provided that the following conditions are
+# met: redistributions of source code must retain the above copyright
+# notice, this list of conditions and the following disclaimer;
+# redistributions in binary form must reproduce the above copyright
+# notice, this list of conditions and the following disclaimer in the
+# documentation and/or other materials provided with the distribution;
+# neither the name of the copyright holders nor the names of its
+# contributors may be used to endorse or promote products derived from
+# this software without specific prior written permission.
+#
+# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+#
+# Authors: Andreas Sandberg
+
+from m5.objects import *
+from alpha_generic import *
+
+root = LinuxAlphaFSSystem(mem_mode='timing',
+ mem_class=DDR3_1600_x64,
+ cpu_class=MinorCPU,
+ num_cpus=2).create_root()
--- /dev/null
+# Copyright (c) 2012 ARM Limited
+# All rights reserved.
+#
+# The license below extends only to copyright in the software and shall
+# not be construed as granting a license to any other intellectual
+# property including but not limited to intellectual property relating
+# to a hardware implementation of the functionality of the software
+# licensed hereunder. You may use the software subject to the license
+# terms below provided that you ensure that this notice is replicated
+# unmodified and in its entirety in all distributions of the software,
+# modified or unmodified, in source code or in binary form.
+#
+# Redistribution and use in source and binary forms, with or without
+# modification, are permitted provided that the following conditions are
+# met: redistributions of source code must retain the above copyright
+# notice, this list of conditions and the following disclaimer;
+# redistributions in binary form must reproduce the above copyright
+# notice, this list of conditions and the following disclaimer in the
+# documentation and/or other materials provided with the distribution;
+# neither the name of the copyright holders nor the names of its
+# contributors may be used to endorse or promote products derived from
+# this software without specific prior written permission.
+#
+# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+#
+# Authors: Andreas Sandberg
+
+from m5.objects import *
+from alpha_generic import *
+
+root = LinuxAlphaFSSystemUniprocessor(mem_mode='timing',
+ mem_class=DDR3_1600_x64,
+ cpu_class=MinorCPU).create_root()
--- /dev/null
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=true
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=LinuxAlphaSystem
+children=bridge clk_domain cpu cpu_clk_domain disk0 disk2 intrctrl iobus iocache membus physmem simple_disk terminal tsunami voltage_domain
+boot_cpu_frequency=500
+boot_osflags=root=/dev/hda1 console=ttyS0
+cache_line_size=64
+clk_domain=system.clk_domain
+console=/arm/projectscratch/pd/sysrandd/dist/binaries/console
+eventq_index=0
+init_param=0
+kernel=/arm/projectscratch/pd/sysrandd/dist/binaries/vmlinux
+load_addr_mask=1099511627775
+load_offset=0
+mem_mode=timing
+mem_ranges=0:134217727
+memories=system.physmem
+num_work_ids=16
+pal=/arm/projectscratch/pd/sysrandd/dist/binaries/ts_osfpal
+readfile=tests/halt.sh
+symbolfile=
+system_rev=1024
+system_type=34
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[0]
+
+[system.bridge]
+type=Bridge
+clk_domain=system.clk_domain
+delay=50000
+eventq_index=0
+ranges=8796093022208:18446744073709551615
+req_size=16
+resp_size=16
+master=system.iobus.slave[0]
+slave=system.membus.master[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=MinorCPU
+children=branchPred dcache dtb executeFuncUnits icache interrupts isa itb l2cache toL2Bus tracer
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dtb=system.cpu.dtb
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+switched_out=false
+system=system
+tracer=system.cpu.tracer
+workload=
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=BranchPredictor
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+predType=tournament
+
+[system.cpu.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=4
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.slave[1]
+
+[system.cpu.dcache.tags]
+type=LRU
+assoc=4
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=32768
+
+[system.cpu.dtb]
+type=AlphaTLB
+eventq_index=0
+size=64
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=1
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.icache.tags]
+type=LRU
+assoc=1
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=32768
+
+[system.cpu.interrupts]
+type=AlphaInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=AlphaISA
+eventq_index=0
+system=system
+
+[system.cpu.itb]
+type=AlphaTLB
+eventq_index=0
+size=48
+
+[system.cpu.l2cache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=4194304
+system=system
+tags=system.cpu.l2cache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
+
+[system.cpu.l2cache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=4194304
+
+[system.cpu.toL2Bus]
+type=CoherentBus
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=32
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.disk0]
+type=IdeDisk
+children=image
+delay=1000000
+driveID=master
+eventq_index=0
+image=system.disk0.image
+
+[system.disk0.image]
+type=CowDiskImage
+children=child
+child=system.disk0.image.child
+eventq_index=0
+image_file=
+read_only=false
+table_size=65536
+
+[system.disk0.image.child]
+type=RawDiskImage
+eventq_index=0
+image_file=/arm/projectscratch/pd/sysrandd/dist/disks/linux-latest.img
+read_only=true
+
+[system.disk2]
+type=IdeDisk
+children=image
+delay=1000000
+driveID=master
+eventq_index=0
+image=system.disk2.image
+
+[system.disk2.image]
+type=CowDiskImage
+children=child
+child=system.disk2.image.child
+eventq_index=0
+image_file=
+read_only=false
+table_size=65536
+
+[system.disk2.image.child]
+type=RawDiskImage
+eventq_index=0
+image_file=/arm/projectscratch/pd/sysrandd/dist/disks/linux-bigswap2.img
+read_only=true
+
+[system.intrctrl]
+type=IntrControl
+eventq_index=0
+sys=system
+
+[system.iobus]
+type=NoncoherentBus
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+use_default_range=true
+width=8
+default=system.tsunami.pciconfig.pio
+master=system.tsunami.cchip.pio system.tsunami.pchip.pio system.tsunami.fake_sm_chip.pio system.tsunami.fake_uart1.pio system.tsunami.fake_uart2.pio system.tsunami.fake_uart3.pio system.tsunami.fake_uart4.pio system.tsunami.fake_ppc.pio system.tsunami.fake_OROM.pio system.tsunami.fake_pnp_addr.pio system.tsunami.fake_pnp_write.pio system.tsunami.fake_pnp_read0.pio system.tsunami.fake_pnp_read1.pio system.tsunami.fake_pnp_read2.pio system.tsunami.fake_pnp_read3.pio system.tsunami.fake_pnp_read4.pio system.tsunami.fake_pnp_read5.pio system.tsunami.fake_pnp_read6.pio system.tsunami.fake_pnp_read7.pio system.tsunami.fake_ata0.pio system.tsunami.fake_ata1.pio system.tsunami.fb.pio system.tsunami.io.pio system.tsunami.uart.pio system.tsunami.backdoor.pio system.tsunami.ide.pio system.tsunami.ide.config system.tsunami.ethernet.pio system.tsunami.ethernet.config system.iocache.cpu_side
+slave=system.bridge.master system.tsunami.ide.dma system.tsunami.ethernet.dma
+
+[system.iocache]
+type=BaseCache
+children=tags
+addr_ranges=0:134217727
+assoc=8
+clk_domain=system.clk_domain
+eventq_index=0
+forward_snoops=false
+hit_latency=50
+is_top_level=true
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=50
+sequential_access=false
+size=1024
+system=system
+tags=system.iocache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.iobus.master[29]
+mem_side=system.membus.slave[2]
+
+[system.iocache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+hit_latency=50
+sequential_access=false
+size=1024
+
+[system.membus]
+type=CoherentBus
+children=badaddr_responder
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=8
+default=system.membus.badaddr_responder.pio
+master=system.bridge.slave system.physmem.port
+slave=system.system_port system.cpu.l2cache.mem_side system.iocache.mem_side
+
+[system.membus.badaddr_responder]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=0
+pio_latency=100000
+pio_size=8
+ret_bad_addr=true
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.membus.default
+
+[system.physmem]
+type=DRAMCtrl
+activation_limit=4
+addr_mapping=RoRaBaChCo
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+devices_per_rank=8
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=0:134217727
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCL=13750
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=300000
+tRP=13750
+tRRD=6250
+tWTR=7500
+tXAW=40000
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[1]
+
+[system.simple_disk]
+type=SimpleDisk
+children=disk
+disk=system.simple_disk.disk
+eventq_index=0
+system=system
+
+[system.simple_disk.disk]
+type=RawDiskImage
+eventq_index=0
+image_file=/arm/projectscratch/pd/sysrandd/dist/disks/linux-latest.img
+read_only=true
+
+[system.terminal]
+type=Terminal
+eventq_index=0
+intr_control=system.intrctrl
+number=0
+output=true
+port=3456
+
+[system.tsunami]
+type=Tsunami
+children=backdoor cchip ethernet fake_OROM fake_ata0 fake_ata1 fake_pnp_addr fake_pnp_read0 fake_pnp_read1 fake_pnp_read2 fake_pnp_read3 fake_pnp_read4 fake_pnp_read5 fake_pnp_read6 fake_pnp_read7 fake_pnp_write fake_ppc fake_sm_chip fake_uart1 fake_uart2 fake_uart3 fake_uart4 fb ide io pchip pciconfig uart
+eventq_index=0
+intrctrl=system.intrctrl
+system=system
+
+[system.tsunami.backdoor]
+type=AlphaBackdoor
+clk_domain=system.clk_domain
+cpu=system.cpu
+disk=system.simple_disk
+eventq_index=0
+pio_addr=8804682956800
+pio_latency=100000
+platform=system.tsunami
+system=system
+terminal=system.terminal
+pio=system.iobus.master[24]
+
+[system.tsunami.cchip]
+type=TsunamiCChip
+clk_domain=system.clk_domain
+eventq_index=0
+pio_addr=8803072344064
+pio_latency=100000
+system=system
+tsunami=system.tsunami
+pio=system.iobus.master[0]
+
+[system.tsunami.ethernet]
+type=NSGigE
+BAR0=1
+BAR0LegacyIO=false
+BAR0Size=256
+BAR1=0
+BAR1LegacyIO=false
+BAR1Size=4096
+BAR2=0
+BAR2LegacyIO=false
+BAR2Size=0
+BAR3=0
+BAR3LegacyIO=false
+BAR3Size=0
+BAR4=0
+BAR4LegacyIO=false
+BAR4Size=0
+BAR5=0
+BAR5LegacyIO=false
+BAR5Size=0
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=2
+Command=0
+DeviceID=34
+ExpansionROM=0
+HeaderType=0
+InterruptLine=30
+InterruptPin=1
+LatencyTimer=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=52
+MinimumGrant=176
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPLinkCap=0
+PXCAPLinkCtrl=0
+PXCAPLinkStatus=0
+PXCAPNextCapability=0
+ProgIF=0
+Revision=0
+Status=656
+SubClassCode=0
+SubsystemID=0
+SubsystemVendorID=0
+VendorID=4107
+clk_domain=system.clk_domain
+config_latency=20000
+dma_data_free=false
+dma_desc_free=false
+dma_no_allocate=true
+dma_read_delay=0
+dma_read_factor=0
+dma_write_delay=0
+dma_write_factor=0
+eventq_index=0
+hardware_address=00:90:00:00:00:01
+intr_delay=10000000
+pci_bus=0
+pci_dev=1
+pci_func=0
+pio_latency=30000
+platform=system.tsunami
+rss=false
+rx_delay=1000000
+rx_fifo_size=524288
+rx_filter=true
+rx_thread=false
+system=system
+tx_delay=1000000
+tx_fifo_size=524288
+tx_thread=false
+config=system.iobus.master[28]
+dma=system.iobus.slave[2]
+pio=system.iobus.master[27]
+
+[system.tsunami.fake_OROM]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=8796093677568
+pio_latency=100000
+pio_size=393216
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[8]
+
+[system.tsunami.fake_ata0]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=8804615848432
+pio_latency=100000
+pio_size=8
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[19]
+
+[system.tsunami.fake_ata1]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=8804615848304
+pio_latency=100000
+pio_size=8
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[20]
+
+[system.tsunami.fake_pnp_addr]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=8804615848569
+pio_latency=100000
+pio_size=8
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[9]
+
+[system.tsunami.fake_pnp_read0]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=8804615848451
+pio_latency=100000
+pio_size=8
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[11]
+
+[system.tsunami.fake_pnp_read1]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=8804615848515
+pio_latency=100000
+pio_size=8
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[12]
+
+[system.tsunami.fake_pnp_read2]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=8804615848579
+pio_latency=100000
+pio_size=8
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[13]
+
+[system.tsunami.fake_pnp_read3]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=8804615848643
+pio_latency=100000
+pio_size=8
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[14]
+
+[system.tsunami.fake_pnp_read4]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=8804615848707
+pio_latency=100000
+pio_size=8
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[15]
+
+[system.tsunami.fake_pnp_read5]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=8804615848771
+pio_latency=100000
+pio_size=8
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[16]
+
+[system.tsunami.fake_pnp_read6]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=8804615848835
+pio_latency=100000
+pio_size=8
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[17]
+
+[system.tsunami.fake_pnp_read7]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=8804615848899
+pio_latency=100000
+pio_size=8
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[18]
+
+[system.tsunami.fake_pnp_write]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=8804615850617
+pio_latency=100000
+pio_size=8
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[10]
+
+[system.tsunami.fake_ppc]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=8804615848891
+pio_latency=100000
+pio_size=8
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[7]
+
+[system.tsunami.fake_sm_chip]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=8804615848816
+pio_latency=100000
+pio_size=8
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[2]
+
+[system.tsunami.fake_uart1]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=8804615848696
+pio_latency=100000
+pio_size=8
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[3]
+
+[system.tsunami.fake_uart2]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=8804615848936
+pio_latency=100000
+pio_size=8
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[4]
+
+[system.tsunami.fake_uart3]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=8804615848680
+pio_latency=100000
+pio_size=8
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[5]
+
+[system.tsunami.fake_uart4]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=8804615848944
+pio_latency=100000
+pio_size=8
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[6]
+
+[system.tsunami.fb]
+type=BadDevice
+clk_domain=system.clk_domain
+devicename=FrameBuffer
+eventq_index=0
+pio_addr=8804615848912
+pio_latency=100000
+system=system
+pio=system.iobus.master[21]
+
+[system.tsunami.ide]
+type=IdeController
+BAR0=1
+BAR0LegacyIO=false
+BAR0Size=8
+BAR1=1
+BAR1LegacyIO=false
+BAR1Size=4
+BAR2=1
+BAR2LegacyIO=false
+BAR2Size=8
+BAR3=1
+BAR3LegacyIO=false
+BAR3Size=4
+BAR4=1
+BAR4LegacyIO=false
+BAR4Size=16
+BAR5=1
+BAR5LegacyIO=false
+BAR5Size=0
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=1
+Command=0
+DeviceID=28945
+ExpansionROM=0
+HeaderType=0
+InterruptLine=31
+InterruptPin=1
+LatencyTimer=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=0
+MinimumGrant=0
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPLinkCap=0
+PXCAPLinkCtrl=0
+PXCAPLinkStatus=0
+PXCAPNextCapability=0
+ProgIF=133
+Revision=0
+Status=640
+SubClassCode=1
+SubsystemID=0
+SubsystemVendorID=0
+VendorID=32902
+clk_domain=system.clk_domain
+config_latency=20000
+ctrl_offset=0
+disks=system.disk0 system.disk2
+eventq_index=0
+io_shift=0
+pci_bus=0
+pci_dev=0
+pci_func=0
+pio_latency=30000
+platform=system.tsunami
+system=system
+config=system.iobus.master[26]
+dma=system.iobus.slave[1]
+pio=system.iobus.master[25]
+
+[system.tsunami.io]
+type=TsunamiIO
+clk_domain=system.clk_domain
+eventq_index=0
+frequency=976562500
+pio_addr=8804615847936
+pio_latency=100000
+system=system
+time=Thu Jan 1 00:00:00 2009
+tsunami=system.tsunami
+year_is_bcd=false
+pio=system.iobus.master[22]
+
+[system.tsunami.pchip]
+type=TsunamiPChip
+clk_domain=system.clk_domain
+eventq_index=0
+pio_addr=8802535473152
+pio_latency=100000
+system=system
+tsunami=system.tsunami
+pio=system.iobus.master[1]
+
+[system.tsunami.pciconfig]
+type=PciConfigAll
+bus=0
+clk_domain=system.clk_domain
+eventq_index=0
+pio_addr=0
+pio_latency=30000
+platform=system.tsunami
+size=16777216
+system=system
+pio=system.iobus.default
+
+[system.tsunami.uart]
+type=Uart8250
+clk_domain=system.clk_domain
+eventq_index=0
+pio_addr=8804615848952
+pio_latency=100000
+platform=system.tsunami
+system=system
+terminal=system.terminal
+pio=system.iobus.master[23]
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
--- /dev/null
+warn: Sockets disabled, not accepting terminal connections
+warn: Sockets disabled, not accepting gdb connections
+warn: Prefetch instructions in Alpha do not do anything
+warn: Prefetch instructions in Alpha do not do anything
--- /dev/null
+Redirecting stdout to build/ALPHA/tests/opt/long/fs/10.linux-boot/alpha/linux/tsunami-minor/simout
+Redirecting stderr to build/ALPHA/tests/opt/long/fs/10.linux-boot/alpha/linux/tsunami-minor/simerr
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled May 7 2014 10:41:53
+gem5 started May 7 2014 10:52:34
+gem5 executing on cz3212c2d7
+command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/fs/10.linux-boot/alpha/linux/tsunami-minor -re tests/run.py build/ALPHA/tests/opt/long/fs/10.linux-boot/alpha/linux/tsunami-minor
+Global frequency set at 1000000000000 ticks per second
+info: kernel located at: /arm/projectscratch/pd/sysrandd/dist/binaries/vmlinux
+ 0: system.tsunami.io.rtc: Real-time clock set to Thu Jan 1 00:00:00 2009
+info: Entering event queue @ 0. Starting simulation...
+Exiting @ tick 1885187323500 because m5_exit instruction encountered
--- /dev/null
+
+---------- Begin Simulation Statistics ----------
+final_tick 1884223823500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate 205086 # Simulator instruction rate (inst/s)
+host_mem_usage 329500 # Number of bytes of host memory used
+host_op_rate 205086 # Simulator op (including micro ops) rate (op/s)
+host_seconds 273.72 # Real time elapsed on the host
+host_tick_rate 6883774376 # Simulator tick rate (ticks/s)
+sim_freq 1000000000000 # Frequency of simulated ticks
+sim_insts 56136190 # Number of instructions simulated
+sim_ops 56136190 # Number of ops (including micro ops) simulated
+sim_seconds 1.884224 # Number of seconds simulated
+sim_ticks 1884223823500 # Number of ticks simulated
+system.clk_domain.clock 1000 # Clock period in ticks
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 52.670853 # BTB Hit Percentage
+system.cpu.branchPred.BTBHits 5198600 # Number of BTB hits
+system.cpu.branchPred.BTBLookups 9869975 # Number of BTB lookups
+system.cpu.branchPred.RASInCorrect 32078 # Number of incorrect RAS predictions.
+system.cpu.branchPred.condIncorrect 374087 # Number of conditional branches incorrect
+system.cpu.branchPred.condPredicted 13023618 # Number of conditional branches predicted
+system.cpu.branchPred.lookups 15007194 # Number of BP lookups
+system.cpu.branchPred.usedRAS 808258 # Number of times the RAS was used to get a target.
+system.cpu.committedInsts 56136190 # Number of instructions committed
+system.cpu.committedOps 56136190 # Number of ops (including micro ops) committed
+system.cpu.cpi 3.109494 # CPI: cycles per instruction
+system.cpu.dcache.LoadLockedReq_accesses::cpu.inst 200029 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_accesses::total 200029 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.inst 13395.968165 # average LoadLockedReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13395.968165 # average LoadLockedReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.inst 11388.427222 # average LoadLockedReq mshr miss latency
+system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11388.427222 # average LoadLockedReq mshr miss latency
+system.cpu.dcache.LoadLockedReq_hits::cpu.inst 182878 # number of LoadLockedReq hits
+system.cpu.dcache.LoadLockedReq_hits::total 182878 # number of LoadLockedReq hits
+system.cpu.dcache.LoadLockedReq_miss_latency::cpu.inst 229754250 # number of LoadLockedReq miss cycles
+system.cpu.dcache.LoadLockedReq_miss_latency::total 229754250 # number of LoadLockedReq miss cycles
+system.cpu.dcache.LoadLockedReq_miss_rate::cpu.inst 0.085743 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_miss_rate::total 0.085743 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_misses::cpu.inst 17151 # number of LoadLockedReq misses
+system.cpu.dcache.LoadLockedReq_misses::total 17151 # number of LoadLockedReq misses
+system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.inst 3 # number of LoadLockedReq MSHR hits
+system.cpu.dcache.LoadLockedReq_mshr_hits::total 3 # number of LoadLockedReq MSHR hits
+system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.inst 195288750 # number of LoadLockedReq MSHR miss cycles
+system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 195288750 # number of LoadLockedReq MSHR miss cycles
+system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.inst 0.085728 # mshr miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.085728 # mshr miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.inst 17148 # number of LoadLockedReq MSHR misses
+system.cpu.dcache.LoadLockedReq_mshr_misses::total 17148 # number of LoadLockedReq MSHR misses
+system.cpu.dcache.ReadReq_accesses::cpu.inst 9013279 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 9013279 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 25759.364421 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 25759.364421 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 25018.369561 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25018.369561 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
+system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.cpu.dcache.ReadReq_hits::cpu.inst 7812296 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 7812296 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency::cpu.inst 30936558760 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 30936558760 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.133246 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.133246 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses::cpu.inst 1200983 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 1200983 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 127128 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 127128 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 26866101245 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 26866101245 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.119141 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.119141 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 1073855 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 1073855 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.inst 1423421000 # number of ReadReq MSHR uncacheable cycles
+system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1423421000 # number of ReadReq MSHR uncacheable cycles
+system.cpu.dcache.StoreCondReq_accesses::cpu.inst 199007 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_accesses::total 199007 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_hits::cpu.inst 199007 # number of StoreCondReq hits
+system.cpu.dcache.StoreCondReq_hits::total 199007 # number of StoreCondReq hits
+system.cpu.dcache.WriteReq_accesses::cpu.inst 6151468 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 6151468 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 36155.340979 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 36155.340979 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 33789.156794 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33789.156794 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.inst inf # average WriteReq mshr uncacheable latency
+system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
+system.cpu.dcache.WriteReq_hits::cpu.inst 5578034 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 5578034 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency::cpu.inst 20732701799 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 20732701799 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.093219 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.093219 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses::cpu.inst 573434 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 573434 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 269372 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 269372 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 10273998593 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 10273998593 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.049429 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.049429 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 304062 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 304062 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.inst 2002985000 # number of WriteReq MSHR uncacheable cycles
+system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2002985000 # number of WriteReq MSHR uncacheable cycles
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.demand_accesses::cpu.inst 15164747 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 15164747 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency::cpu.inst 29119.006727 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 29119.006727 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 26953.800438 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 26953.800438 # average overall mshr miss latency
+system.cpu.dcache.demand_hits::cpu.inst 13390330 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 13390330 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency::cpu.inst 51669260559 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 51669260559 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate::cpu.inst 0.117009 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.117009 # miss rate for demand accesses
+system.cpu.dcache.demand_misses::cpu.inst 1774417 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 1774417 # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits::cpu.inst 396500 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 396500 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 37140099838 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 37140099838 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.090863 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.090863 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses::cpu.inst 1377917 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 1377917 # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.overall_accesses::cpu.inst 15164747 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 15164747 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency::cpu.inst 29119.006727 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 29119.006727 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 26953.800438 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 26953.800438 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.cpu.dcache.overall_hits::cpu.inst 13390330 # number of overall hits
+system.cpu.dcache.overall_hits::total 13390330 # number of overall hits
+system.cpu.dcache.overall_miss_latency::cpu.inst 51669260559 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 51669260559 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate::cpu.inst 0.117009 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.117009 # miss rate for overall accesses
+system.cpu.dcache.overall_misses::cpu.inst 1774417 # number of overall misses
+system.cpu.dcache.overall_misses::total 1774417 # number of overall misses
+system.cpu.dcache.overall_mshr_hits::cpu.inst 396500 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 396500 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 37140099838 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 37140099838 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.090863 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.090863 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses::cpu.inst 1377917 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 1377917 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.inst 3426406000 # number of overall MSHR uncacheable cycles
+system.cpu.dcache.overall_mshr_uncacheable_latency::total 3426406000 # number of overall MSHR uncacheable cycles
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 231 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 234 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 47 # Occupied blocks per task id
+system.cpu.dcache.tags.avg_refs 9.872403 # Average number of references to valid blocks.
+system.cpu.dcache.tags.data_accesses 63650159 # Number of data accesses
+system.cpu.dcache.tags.occ_blocks::cpu.inst 511.982305 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.inst 0.999965 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.999965 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.replacements 1394513 # number of replacements
+system.cpu.dcache.tags.sampled_refs 1395025 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.tag_accesses 63650159 # Number of tag accesses
+system.cpu.dcache.tags.tagsinuse 511.982305 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 13772249 # Total number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 86814250 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks::writebacks 837448 # number of writebacks
+system.cpu.dcache.writebacks::total 837448 # number of writebacks
+system.cpu.discardedOps 2565798 # Number of ops (including micro ops) which were discarded before commit
+system.cpu.dtb.data_accesses 1069353 # DTB accesses
+system.cpu.dtb.data_acv 370 # DTB access violations
+system.cpu.dtb.data_hits 15629370 # DTB hits
+system.cpu.dtb.data_misses 21396 # DTB misses
+system.cpu.dtb.fetch_accesses 0 # ITB accesses
+system.cpu.dtb.fetch_acv 0 # ITB acv
+system.cpu.dtb.fetch_hits 0 # ITB hits
+system.cpu.dtb.fetch_misses 0 # ITB misses
+system.cpu.dtb.read_accesses 770885 # DTB read accesses
+system.cpu.dtb.read_acv 211 # DTB read access violations
+system.cpu.dtb.read_hits 9243246 # DTB read hits
+system.cpu.dtb.read_misses 19107 # DTB read misses
+system.cpu.dtb.write_accesses 298468 # DTB write accesses
+system.cpu.dtb.write_acv 159 # DTB write access violations
+system.cpu.dtb.write_hits 6386124 # DTB write hits
+system.cpu.dtb.write_misses 2289 # DTB write misses
+system.cpu.icache.ReadReq_accesses::cpu.inst 20425038 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 20425038 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13727.021807 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 13727.021807 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11722.006480 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11722.006480 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits::cpu.inst 18964885 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 18964885 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 20043552072 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 20043552072 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.071488 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.071488 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses::cpu.inst 1460153 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 1460153 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 17115922928 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 17115922928 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.071488 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.071488 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1460153 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 1460153 # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.demand_accesses::cpu.inst 20425038 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 20425038 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 13727.021807 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 13727.021807 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11722.006480 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 11722.006480 # average overall mshr miss latency
+system.cpu.icache.demand_hits::cpu.inst 18964885 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 18964885 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency::cpu.inst 20043552072 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 20043552072 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate::cpu.inst 0.071488 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.071488 # miss rate for demand accesses
+system.cpu.icache.demand_misses::cpu.inst 1460153 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 1460153 # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 17115922928 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 17115922928 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.071488 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.071488 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses::cpu.inst 1460153 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 1460153 # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.icache.overall_accesses::cpu.inst 20425038 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 20425038 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 13727.021807 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 13727.021807 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11722.006480 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 11722.006480 # average overall mshr miss latency
+system.cpu.icache.overall_hits::cpu.inst 18964885 # number of overall hits
+system.cpu.icache.overall_hits::total 18964885 # number of overall hits
+system.cpu.icache.overall_miss_latency::cpu.inst 20043552072 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 20043552072 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate::cpu.inst 0.071488 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.071488 # miss rate for overall accesses
+system.cpu.icache.overall_misses::cpu.inst 1460153 # number of overall misses
+system.cpu.icache.overall_misses::total 1460153 # number of overall misses
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 17115922928 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 17115922928 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.071488 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.071488 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses::cpu.inst 1460153 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 1460153 # number of overall MSHR misses
+system.cpu.icache.tags.age_task_id_blocks_1024::0 104 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 21 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::2 386 # Occupied blocks per task id
+system.cpu.icache.tags.avg_refs 12.989850 # Average number of references to valid blocks.
+system.cpu.icache.tags.data_accesses 21885191 # Number of data accesses
+system.cpu.icache.tags.occ_blocks::cpu.inst 509.631985 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.995375 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.995375 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.replacements 1459466 # number of replacements
+system.cpu.icache.tags.sampled_refs 1459977 # Sample count of references to valid blocks.
+system.cpu.icache.tags.tag_accesses 21885191 # Number of tag accesses
+system.cpu.icache.tags.tagsinuse 509.631985 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 18964882 # Total number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 31504045250 # Cycle when the warmup percentage was hit.
+system.cpu.idleCycles 90671171 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.ipc 0.321596 # IPC: instructions per cycle
+system.cpu.itb.data_accesses 0 # DTB accesses
+system.cpu.itb.data_acv 0 # DTB access violations
+system.cpu.itb.data_hits 0 # DTB hits
+system.cpu.itb.data_misses 0 # DTB misses
+system.cpu.itb.fetch_accesses 4018394 # ITB accesses
+system.cpu.itb.fetch_acv 700 # ITB acv
+system.cpu.itb.fetch_hits 4011544 # ITB hits
+system.cpu.itb.fetch_misses 6850 # ITB misses
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.read_acv 0 # DTB read access violations
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.write_acv 0 # DTB write access violations
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed
+system.cpu.kern.callpal::wrmces 1 0.00% 0.00% # number of callpals executed
+system.cpu.kern.callpal::wrfen 1 0.00% 0.00% # number of callpals executed
+system.cpu.kern.callpal::wrvptptr 1 0.00% 0.00% # number of callpals executed
+system.cpu.kern.callpal::swpctx 4177 2.17% 2.17% # number of callpals executed
+system.cpu.kern.callpal::tbi 54 0.03% 2.20% # number of callpals executed
+system.cpu.kern.callpal::wrent 7 0.00% 2.20% # number of callpals executed
+system.cpu.kern.callpal::swpipl 175531 91.22% 93.43% # number of callpals executed
+system.cpu.kern.callpal::rdps 6804 3.54% 96.96% # number of callpals executed
+system.cpu.kern.callpal::wrkgp 1 0.00% 96.96% # number of callpals executed
+system.cpu.kern.callpal::wrusp 7 0.00% 96.97% # number of callpals executed
+system.cpu.kern.callpal::rdusp 9 0.00% 96.97% # number of callpals executed
+system.cpu.kern.callpal::whami 2 0.00% 96.97% # number of callpals executed
+system.cpu.kern.callpal::rti 5126 2.66% 99.64% # number of callpals executed
+system.cpu.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed
+system.cpu.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed
+system.cpu.kern.callpal::total 192418 # number of callpals executed
+system.cpu.kern.inst.arm 0 # number of arm instructions executed
+system.cpu.kern.inst.hwrei 211480 # number of hwrei instructions executed
+system.cpu.kern.inst.quiesce 6384 # number of quiesce instructions executed
+system.cpu.kern.ipl_count::0 74792 40.94% 40.94% # number of times we switched to this ipl
+system.cpu.kern.ipl_count::21 131 0.07% 41.01% # number of times we switched to this ipl
+system.cpu.kern.ipl_count::22 1901 1.04% 42.05% # number of times we switched to this ipl
+system.cpu.kern.ipl_count::31 105866 57.95% 100.00% # number of times we switched to this ipl
+system.cpu.kern.ipl_count::total 182690 # number of times we switched to this ipl
+system.cpu.kern.ipl_good::0 73425 49.32% 49.32% # number of times we switched to this ipl from a different ipl
+system.cpu.kern.ipl_good::21 131 0.09% 49.41% # number of times we switched to this ipl from a different ipl
+system.cpu.kern.ipl_good::22 1901 1.28% 50.68% # number of times we switched to this ipl from a different ipl
+system.cpu.kern.ipl_good::31 73425 49.32% 100.00% # number of times we switched to this ipl from a different ipl
+system.cpu.kern.ipl_good::total 148882 # number of times we switched to this ipl from a different ipl
+system.cpu.kern.ipl_ticks::0 1833909486500 97.33% 97.33% # number of cycles we spent at this ipl
+system.cpu.kern.ipl_ticks::21 80399500 0.00% 97.33% # number of cycles we spent at this ipl
+system.cpu.kern.ipl_ticks::22 673524500 0.04% 97.37% # number of cycles we spent at this ipl
+system.cpu.kern.ipl_ticks::31 49559388000 2.63% 100.00% # number of cycles we spent at this ipl
+system.cpu.kern.ipl_ticks::total 1884222798500 # number of cycles we spent at this ipl
+system.cpu.kern.ipl_used::0 0.981723 # fraction of swpipl calls that actually changed the ipl
+system.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl
+system.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
+system.cpu.kern.ipl_used::31 0.693565 # fraction of swpipl calls that actually changed the ipl
+system.cpu.kern.ipl_used::total 0.814943 # fraction of swpipl calls that actually changed the ipl
+system.cpu.kern.mode_good::kernel 1910
+system.cpu.kern.mode_good::user 1740
+system.cpu.kern.mode_good::idle 170
+system.cpu.kern.mode_switch::kernel 5873 # number of protection mode switches
+system.cpu.kern.mode_switch::user 1740 # number of protection mode switches
+system.cpu.kern.mode_switch::idle 2096 # number of protection mode switches
+system.cpu.kern.mode_switch_good::kernel 0.325217 # fraction of useful protection mode switches
+system.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
+system.cpu.kern.mode_switch_good::idle 0.081107 # fraction of useful protection mode switches
+system.cpu.kern.mode_switch_good::total 0.393449 # fraction of useful protection mode switches
+system.cpu.kern.mode_ticks::kernel 36228247000 1.92% 1.92% # number of ticks spent at the given mode
+system.cpu.kern.mode_ticks::user 4082723500 0.22% 2.14% # number of ticks spent at the given mode
+system.cpu.kern.mode_ticks::idle 1843911818000 97.86% 100.00% # number of ticks spent at the given mode
+system.cpu.kern.swap_context 4178 # number of times the context was actually changed
+system.cpu.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed
+system.cpu.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed
+system.cpu.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed
+system.cpu.kern.syscall::6 42 12.88% 25.77% # number of syscalls executed
+system.cpu.kern.syscall::12 1 0.31% 26.07% # number of syscalls executed
+system.cpu.kern.syscall::15 1 0.31% 26.38% # number of syscalls executed
+system.cpu.kern.syscall::17 15 4.60% 30.98% # number of syscalls executed
+system.cpu.kern.syscall::19 10 3.07% 34.05% # number of syscalls executed
+system.cpu.kern.syscall::20 6 1.84% 35.89% # number of syscalls executed
+system.cpu.kern.syscall::23 4 1.23% 37.12% # number of syscalls executed
+system.cpu.kern.syscall::24 6 1.84% 38.96% # number of syscalls executed
+system.cpu.kern.syscall::33 11 3.37% 42.33% # number of syscalls executed
+system.cpu.kern.syscall::41 2 0.61% 42.94% # number of syscalls executed
+system.cpu.kern.syscall::45 54 16.56% 59.51% # number of syscalls executed
+system.cpu.kern.syscall::47 6 1.84% 61.35% # number of syscalls executed
+system.cpu.kern.syscall::48 10 3.07% 64.42% # number of syscalls executed
+system.cpu.kern.syscall::54 10 3.07% 67.48% # number of syscalls executed
+system.cpu.kern.syscall::58 1 0.31% 67.79% # number of syscalls executed
+system.cpu.kern.syscall::59 7 2.15% 69.94% # number of syscalls executed
+system.cpu.kern.syscall::71 54 16.56% 86.50% # number of syscalls executed
+system.cpu.kern.syscall::73 3 0.92% 87.42% # number of syscalls executed
+system.cpu.kern.syscall::74 16 4.91% 92.33% # number of syscalls executed
+system.cpu.kern.syscall::87 1 0.31% 92.64% # number of syscalls executed
+system.cpu.kern.syscall::90 3 0.92% 93.56% # number of syscalls executed
+system.cpu.kern.syscall::92 9 2.76% 96.32% # number of syscalls executed
+system.cpu.kern.syscall::97 2 0.61% 96.93% # number of syscalls executed
+system.cpu.kern.syscall::98 2 0.61% 97.55% # number of syscalls executed
+system.cpu.kern.syscall::132 4 1.23% 98.77% # number of syscalls executed
+system.cpu.kern.syscall::144 2 0.61% 99.39% # number of syscalls executed
+system.cpu.kern.syscall::147 2 0.61% 100.00% # number of syscalls executed
+system.cpu.kern.syscall::total 326 # number of syscalls executed
+system.cpu.l2cache.ReadExReq_accesses::cpu.inst 304079 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 304079 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 69348.639186 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 69348.639186 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 56485.106925 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 56485.106925 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits::cpu.inst 187390 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_hits::total 187390 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 8092223358 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 8092223358 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.383746 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.383746 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses::cpu.inst 116689 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 116689 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 6591190642 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6591190642 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.383746 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383746 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 116689 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 116689 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 2551058 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 2551058 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 65542.886814 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 65542.886814 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 53041.655311 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 53041.655311 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
+system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.cpu.l2cache.ReadReq_hits::cpu.inst 2262409 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 2262409 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 18918888736 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 18918888736 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.113149 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.113149 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 288649 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 288649 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 15310420764 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 15310420764 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.113149 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.113149 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 288649 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 288649 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 1333330000 # number of ReadReq MSHR uncacheable cycles
+system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1333330000 # number of ReadReq MSHR uncacheable cycles
+system.cpu.l2cache.UpgradeReq_accesses::cpu.inst 21 # number of UpgradeReq accesses(hits+misses)
+system.cpu.l2cache.UpgradeReq_accesses::total 21 # number of UpgradeReq accesses(hits+misses)
+system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.inst 12646.882353 # average UpgradeReq miss latency
+system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 12646.882353 # average UpgradeReq miss latency
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.inst 15971.411765 # average UpgradeReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 15971.411765 # average UpgradeReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_hits::cpu.inst 4 # number of UpgradeReq hits
+system.cpu.l2cache.UpgradeReq_hits::total 4 # number of UpgradeReq hits
+system.cpu.l2cache.UpgradeReq_miss_latency::cpu.inst 214997 # number of UpgradeReq miss cycles
+system.cpu.l2cache.UpgradeReq_miss_latency::total 214997 # number of UpgradeReq miss cycles
+system.cpu.l2cache.UpgradeReq_miss_rate::cpu.inst 0.809524 # miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_miss_rate::total 0.809524 # miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_misses::cpu.inst 17 # number of UpgradeReq misses
+system.cpu.l2cache.UpgradeReq_misses::total 17 # number of UpgradeReq misses
+system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.inst 271514 # number of UpgradeReq MSHR miss cycles
+system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 271514 # number of UpgradeReq MSHR miss cycles
+system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.inst 0.809524 # mshr miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.809524 # mshr miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.inst 17 # number of UpgradeReq MSHR misses
+system.cpu.l2cache.UpgradeReq_mshr_misses::total 17 # number of UpgradeReq MSHR misses
+system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.inst inf # average WriteReq mshr uncacheable latency
+system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
+system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.inst 1887556500 # number of WriteReq MSHR uncacheable cycles
+system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 1887556500 # number of WriteReq MSHR uncacheable cycles
+system.cpu.l2cache.Writeback_accesses::writebacks 837448 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::total 837448 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits::writebacks 837448 # number of Writeback hits
+system.cpu.l2cache.Writeback_hits::total 837448 # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.demand_accesses::cpu.inst 2855137 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 2855137 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 66638.489591 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 66638.489591 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 54032.958681 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 54032.958681 # average overall mshr miss latency
+system.cpu.l2cache.demand_hits::cpu.inst 2449799 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 2449799 # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency::cpu.inst 27011112094 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 27011112094 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.141968 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.141968 # miss rate for demand accesses
+system.cpu.l2cache.demand_misses::cpu.inst 405338 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 405338 # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 21901611406 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 21901611406 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.141968 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.141968 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 405338 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 405338 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.overall_accesses::cpu.inst 2855137 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 2855137 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 66638.489591 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 66638.489591 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 54032.958681 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 54032.958681 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
+system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.cpu.l2cache.overall_hits::cpu.inst 2449799 # number of overall hits
+system.cpu.l2cache.overall_hits::total 2449799 # number of overall hits
+system.cpu.l2cache.overall_miss_latency::cpu.inst 27011112094 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 27011112094 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.141968 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.141968 # miss rate for overall accesses
+system.cpu.l2cache.overall_misses::cpu.inst 405338 # number of overall misses
+system.cpu.l2cache.overall_misses::total 405338 # number of overall misses
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 21901611406 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 21901611406 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.141968 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.141968 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 405338 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 405338 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 3220886500 # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.overall_mshr_uncacheable_latency::total 3220886500 # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 230 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 1457 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::2 5165 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2777 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 55533 # Occupied blocks per task id
+system.cpu.l2cache.tags.avg_refs 7.369819 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.data_accesses 30249758 # Number of data accesses
+system.cpu.l2cache.tags.occ_blocks::writebacks 54473.589189 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 10850.670788 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::writebacks 0.831201 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.165568 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.996769 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 65162 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.994293 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.replacements 339425 # number of replacements
+system.cpu.l2cache.tags.sampled_refs 404587 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.tag_accesses 30249758 # Number of tag accesses
+system.cpu.l2cache.tags.tagsinuse 65324.259976 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 2981733 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 5872511750 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks::writebacks 76620 # number of writebacks
+system.cpu.l2cache.writebacks::total 76620 # number of writebacks
+system.cpu.numCycles 174555159 # number of cpu cycles simulated
+system.cpu.numFetchSuspends 5529 # Number of times Execute suspended instruction fetching
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.quiesceCycles 3593892488 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu.tickCycles 83883988 # Number of cycles that the CPU actually ticked
+system.cpu.toL2Bus.data_through_bus 236368668 # Total data (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2920246 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3660834 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 6581080 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.reqLayer0.occupancy 2696865499 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 2193891072 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 2193491412 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
+system.cpu.toL2Bus.snoopLayer0.occupancy 237000 # Layer occupancy (ticks)
+system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.snoop_data_through_bus 13952 # Total snoop data (bytes)
+system.cpu.toL2Bus.throughput 125453578 # Throughput (bytes/s)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 93445952 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 142932828 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 236378780 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.trans_dist::ReadReq 2558221 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 2558187 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::WriteReq 9619 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::WriteResp 9619 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback 837448 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::UpgradeReq 21 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::UpgradeResp 21 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 345631 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 304081 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::BadAddressError 17 # Transaction distribution
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
+system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
+system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD).
+system.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes.
+system.disk0.dma_write_full_pages 298 # Number of full page size DMA writes.
+system.disk0.dma_write_txs 395 # Number of DMA write transactions.
+system.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
+system.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
+system.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD).
+system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes.
+system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes.
+system.disk2.dma_write_txs 1 # Number of DMA write transactions.
+system.iobus.data_through_bus 2705924 # Total data (bytes)
+system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 5094 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio 472 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio 10 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio 10 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio 180 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio 18120 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio 1904 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio 6672 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf 294 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio 102 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf 180 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio 60 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::total 33098 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 83450 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.tsunami.ide.dma::total 83450 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count::total 116548 # Packet count per connected master and slave (bytes)
+system.iobus.reqLayer0.occupancy 4705000 # Layer occupancy (ticks)
+system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer1.occupancy 353000 # Layer occupancy (ticks)
+system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer2.occupancy 9000 # Layer occupancy (ticks)
+system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer22.occupancy 155000 # Layer occupancy (ticks)
+system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer23.occupancy 13484000 # Layer occupancy (ticks)
+system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer24.occupancy 1887000 # Layer occupancy (ticks)
+system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer25.occupancy 5166000 # Layer occupancy (ticks)
+system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer26.occupancy 184000 # Layer occupancy (ticks)
+system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer27.occupancy 76000 # Layer occupancy (ticks)
+system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer28.occupancy 110000 # Layer occupancy (ticks)
+system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer29.occupancy 380176812 # Layer occupancy (ticks)
+system.iobus.reqLayer29.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer30.occupancy 30000 # Layer occupancy (ticks)
+system.iobus.reqLayer30.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer6.occupancy 9000 # Layer occupancy (ticks)
+system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%)
+system.iobus.respLayer0.occupancy 23479000 # Layer occupancy (ticks)
+system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
+system.iobus.respLayer1.occupancy 43191500 # Layer occupancy (ticks)
+system.iobus.respLayer1.utilization 0.0 # Layer utilization (%)
+system.iobus.throughput 1436095 # Throughput (bytes/s)
+system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.cchip.pio 20376 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.pchip.pio 1888 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio 5 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio 5 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.io.pio 160 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.uart.pio 9060 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.backdoor.pio 7596 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide.pio 4193 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide-pciconf 410 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ethernet.pio 204 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf 299 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::total 44316 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661608 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.tsunami.ide.dma::total 2661608 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size::total 2705924 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.trans_dist::ReadReq 7103 # Transaction distribution
+system.iobus.trans_dist::ReadResp 7103 # Transaction distribution
+system.iobus.trans_dist::WriteReq 51171 # Transaction distribution
+system.iobus.trans_dist::WriteResp 51171 # Transaction distribution
+system.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_avg_miss_latency::tsunami.ide 122164.063584 # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 122164.063584 # average ReadReq miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70158.283237 # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 70158.283237 # average ReadReq mshr miss latency
+system.iocache.ReadReq_miss_latency::tsunami.ide 21134383 # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::total 21134383 # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses
+system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
+system.iocache.ReadReq_misses::tsunami.ide 173 # number of ReadReq misses
+system.iocache.ReadReq_misses::total 173 # number of ReadReq misses
+system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 12137383 # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::total 12137383 # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses
+system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
+system.iocache.ReadReq_mshr_misses::tsunami.ide 173 # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::total 173 # number of ReadReq MSHR misses
+system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses)
+system.iocache.WriteReq_accesses::total 41552 # number of WriteReq accesses(hits+misses)
+system.iocache.WriteReq_avg_miss_latency::tsunami.ide 301458.532177 # average WriteReq miss latency
+system.iocache.WriteReq_avg_miss_latency::total 301458.532177 # average WriteReq miss latency
+system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 249403.998099 # average WriteReq mshr miss latency
+system.iocache.WriteReq_avg_mshr_miss_latency::total 249403.998099 # average WriteReq mshr miss latency
+system.iocache.WriteReq_miss_latency::tsunami.ide 12526204929 # number of WriteReq miss cycles
+system.iocache.WriteReq_miss_latency::total 12526204929 # number of WriteReq miss cycles
+system.iocache.WriteReq_miss_rate::tsunami.ide 1 # miss rate for WriteReq accesses
+system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
+system.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses
+system.iocache.WriteReq_misses::total 41552 # number of WriteReq misses
+system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 10363234929 # number of WriteReq MSHR miss cycles
+system.iocache.WriteReq_mshr_miss_latency::total 10363234929 # number of WriteReq MSHR miss cycles
+system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses
+system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses
+system.iocache.WriteReq_mshr_misses::tsunami.ide 41552 # number of WriteReq MSHR misses
+system.iocache.WriteReq_mshr_misses::total 41552 # number of WriteReq MSHR misses
+system.iocache.avg_blocked_cycles::no_mshrs 12.981557 # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.iocache.blocked::no_mshrs 28683 # number of cycles access was blocked
+system.iocache.blocked::no_targets 0 # number of cycles access was blocked
+system.iocache.blocked_cycles::no_mshrs 372350 # number of cycles access was blocked
+system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.iocache.cache_copies 0 # number of cache copies performed
+system.iocache.demand_accesses::tsunami.ide 41725 # number of demand (read+write) accesses
+system.iocache.demand_accesses::total 41725 # number of demand (read+write) accesses
+system.iocache.demand_avg_miss_latency::tsunami.ide 300715.142289 # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 300715.142289 # average overall miss latency
+system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 248660.810354 # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 248660.810354 # average overall mshr miss latency
+system.iocache.demand_miss_latency::tsunami.ide 12547339312 # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::total 12547339312 # number of demand (read+write) miss cycles
+system.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses
+system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
+system.iocache.demand_misses::tsunami.ide 41725 # number of demand (read+write) misses
+system.iocache.demand_misses::total 41725 # number of demand (read+write) misses
+system.iocache.demand_mshr_miss_latency::tsunami.ide 10375372312 # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::total 10375372312 # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses
+system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
+system.iocache.demand_mshr_misses::tsunami.ide 41725 # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::total 41725 # number of demand (read+write) MSHR misses
+system.iocache.fast_writes 0 # number of fast writes performed
+system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.iocache.overall_accesses::tsunami.ide 41725 # number of overall (read+write) accesses
+system.iocache.overall_accesses::total 41725 # number of overall (read+write) accesses
+system.iocache.overall_avg_miss_latency::tsunami.ide 300715.142289 # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 300715.142289 # average overall miss latency
+system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 248660.810354 # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 248660.810354 # average overall mshr miss latency
+system.iocache.overall_miss_latency::tsunami.ide 12547339312 # number of overall miss cycles
+system.iocache.overall_miss_latency::total 12547339312 # number of overall miss cycles
+system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses
+system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
+system.iocache.overall_misses::tsunami.ide 41725 # number of overall misses
+system.iocache.overall_misses::total 41725 # number of overall misses
+system.iocache.overall_mshr_miss_latency::tsunami.ide 10375372312 # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::total 10375372312 # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses
+system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
+system.iocache.overall_mshr_misses::tsunami.ide 41725 # number of overall MSHR misses
+system.iocache.overall_mshr_misses::total 41725 # number of overall MSHR misses
+system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id
+system.iocache.tags.avg_refs 0 # Average number of references to valid blocks.
+system.iocache.tags.data_accesses 375525 # Number of data accesses
+system.iocache.tags.occ_blocks::tsunami.ide 1.296002 # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::tsunami.ide 0.081000 # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total 0.081000 # Average percentage of cache occupancy
+system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
+system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
+system.iocache.tags.replacements 41685 # number of replacements
+system.iocache.tags.sampled_refs 41701 # Sample count of references to valid blocks.
+system.iocache.tags.tag_accesses 375525 # Number of tag accesses
+system.iocache.tags.tagsinuse 1.296002 # Cycle average of tags in use
+system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
+system.iocache.tags.warmup_cycle 1728023406000 # Cycle when the warmup percentage was hit.
+system.iocache.writebacks::writebacks 41512 # number of writebacks
+system.iocache.writebacks::total 41512 # number of writebacks
+system.membus.data_through_bus 36171420 # Total data (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 33098 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 887021 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 34 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::total 920153 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 124680 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total 124680 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 1044833 # Packet count per connected master and slave (bytes)
+system.membus.reqLayer0.occupancy 29924500 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
+system.membus.reqLayer1.occupancy 1588463750 # Layer occupancy (ticks)
+system.membus.reqLayer1.utilization 0.1 # Layer utilization (%)
+system.membus.reqLayer2.occupancy 21000 # Layer occupancy (ticks)
+system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
+system.membus.respLayer1.occupancy 3825251579 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 0.2 # Layer utilization (%)
+system.membus.respLayer2.occupancy 376658500 # Layer occupancy (ticks)
+system.membus.respLayer2.utilization 0.0 # Layer utilization (%)
+system.membus.snoop_data_through_bus 35520 # Total snoop data (bytes)
+system.membus.throughput 19215838 # Throughput (bytes/s)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 44316 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30817984 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 30862300 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 5309120 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.iocache.mem_side::total 5309120 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 36171420 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadReq 295752 # Transaction distribution
+system.membus.trans_dist::ReadResp 295735 # Transaction distribution
+system.membus.trans_dist::WriteReq 9619 # Transaction distribution
+system.membus.trans_dist::WriteResp 9619 # Transaction distribution
+system.membus.trans_dist::Writeback 118132 # Transaction distribution
+system.membus.trans_dist::UpgradeReq 154 # Transaction distribution
+system.membus.trans_dist::UpgradeResp 154 # Transaction distribution
+system.membus.trans_dist::ReadExReq 158104 # Transaction distribution
+system.membus.trans_dist::ReadExResp 158104 # Transaction distribution
+system.membus.trans_dist::BadAddressError 17 # Transaction distribution
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgGap 3337930.50 # Average gap between requests
+system.physmem.avgMemAccLat 35387.14 # Average memory access latency per DRAM burst
+system.physmem.avgQLat 16637.14 # Average queueing delay per DRAM burst
+system.physmem.avgRdBW 15.16 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgRdBWSys 15.16 # Average system read bandwidth in MiByte/s
+system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing
+system.physmem.avgWrBW 4.01 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgWrBWSys 4.01 # Average system write bandwidth in MiByte/s
+system.physmem.avgWrQLen 25.04 # Average write queue length when enqueuing
+system.physmem.busUtil 0.15 # Data bus utilization in percentage
+system.physmem.busUtilRead 0.12 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes
+system.physmem.bw_inst_read::cpu.inst 558643 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 558643 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 13753305 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::tsunami.ide 1407663 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 15160967 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 4012500 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 13753305 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::tsunami.ide 1407663 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 19173467 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_write::writebacks 4012500 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 4012500 # Write bandwidth from this memory (bytes/s)
+system.physmem.bytesPerActivate::samples 65544 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 551.049921 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 339.619427 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 417.892498 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 14350 21.89% 21.89% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 10693 16.31% 38.21% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 5022 7.66% 45.87% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 3000 4.58% 50.45% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 2439 3.72% 54.17% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 2123 3.24% 57.41% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 1392 2.12% 59.53% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 1695 2.59% 62.12% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 24830 37.88% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 65544 # Bytes accessed per row activation
+system.physmem.bytesReadDRAM 28559488 # Total number of bytes read from DRAM
+system.physmem.bytesReadSys 28566656 # Total read bytes from the system interface side
+system.physmem.bytesReadWrQ 7168 # Total number of bytes read from write queue
+system.physmem.bytesWritten 7558528 # Total number of bytes written to DRAM
+system.physmem.bytesWrittenSys 7560448 # Total written bytes from the system interface side
+system.physmem.bytes_inst_read::cpu.inst 1052608 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 1052608 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::cpu.inst 25914304 # Number of bytes read from this memory
+system.physmem.bytes_read::tsunami.ide 2652352 # Number of bytes read from this memory
+system.physmem.bytes_read::total 28566656 # Number of bytes read from this memory
+system.physmem.bytes_written::writebacks 7560448 # Number of bytes written to this memory
+system.physmem.bytes_written::total 7560448 # Number of bytes written to this memory
+system.physmem.memoryStateTime::IDLE 1774858406250 # Time in different power states
+system.physmem.memoryStateTime::REF 62918180000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 46441683750 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 152 # Number of requests that are neither read nor write
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 9 # Number of times write queue was full causing retry
+system.physmem.num_reads::cpu.inst 404911 # Number of read requests responded to by this memory
+system.physmem.num_reads::tsunami.ide 41443 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 446354 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 118132 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 118132 # Number of write requests responded to by this memory
+system.physmem.pageHitRate 88.38 # Row buffer hit rate, read and write combined
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.perBankRdBursts::0 28089 # Per bank write bursts
+system.physmem.perBankRdBursts::1 28214 # Per bank write bursts
+system.physmem.perBankRdBursts::2 28576 # Per bank write bursts
+system.physmem.perBankRdBursts::3 28273 # Per bank write bursts
+system.physmem.perBankRdBursts::4 27773 # Per bank write bursts
+system.physmem.perBankRdBursts::5 27528 # Per bank write bursts
+system.physmem.perBankRdBursts::6 27276 # Per bank write bursts
+system.physmem.perBankRdBursts::7 26988 # Per bank write bursts
+system.physmem.perBankRdBursts::8 27824 # Per bank write bursts
+system.physmem.perBankRdBursts::9 27526 # Per bank write bursts
+system.physmem.perBankRdBursts::10 28068 # Per bank write bursts
+system.physmem.perBankRdBursts::11 27422 # Per bank write bursts
+system.physmem.perBankRdBursts::12 27509 # Per bank write bursts
+system.physmem.perBankRdBursts::13 28403 # Per bank write bursts
+system.physmem.perBankRdBursts::14 28310 # Per bank write bursts
+system.physmem.perBankRdBursts::15 28463 # Per bank write bursts
+system.physmem.perBankWrBursts::0 7815 # Per bank write bursts
+system.physmem.perBankWrBursts::1 7669 # Per bank write bursts
+system.physmem.perBankWrBursts::2 8056 # Per bank write bursts
+system.physmem.perBankWrBursts::3 7732 # Per bank write bursts
+system.physmem.perBankWrBursts::4 7316 # Per bank write bursts
+system.physmem.perBankWrBursts::5 6956 # Per bank write bursts
+system.physmem.perBankWrBursts::6 6791 # Per bank write bursts
+system.physmem.perBankWrBursts::7 6409 # Per bank write bursts
+system.physmem.perBankWrBursts::8 7232 # Per bank write bursts
+system.physmem.perBankWrBursts::9 6875 # Per bank write bursts
+system.physmem.perBankWrBursts::10 7393 # Per bank write bursts
+system.physmem.perBankWrBursts::11 6865 # Per bank write bursts
+system.physmem.perBankWrBursts::12 7044 # Per bank write bursts
+system.physmem.perBankWrBursts::13 8010 # Per bank write bursts
+system.physmem.perBankWrBursts::14 7992 # Per bank write bursts
+system.physmem.perBankWrBursts::15 7947 # Per bank write bursts
+system.physmem.rdPerTurnAround::samples 6969 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean 64.029703 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::gmean 16.504435 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev 2530.006276 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-8191 6966 99.96% 99.96% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::40960-49151 1 0.01% 99.97% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::57344-65535 1 0.01% 99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::196608-204799 1 0.01% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total 6969 # Reads before turning the bus around for writes
+system.physmem.rdQLenPdf::0 402867 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 3807 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 2662 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 1230 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 1958 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 4351 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 3967 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 4001 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 2558 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 2209 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 2170 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 2129 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 1643 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 1639 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 1928 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 1884 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 2114 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 1233 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 977 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 904 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 9 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 2 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.readBursts 446354 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 0 # Read request sizes (log2)
+system.physmem.readPktSize::3 0 # Read request sizes (log2)
+system.physmem.readPktSize::4 0 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 446354 # Read request sizes (log2)
+system.physmem.readReqs 446354 # Number of read requests accepted
+system.physmem.readRowHitRate 90.24 # Row buffer hit rate for reads
+system.physmem.readRowHits 402699 # Number of row buffer hits during reads
+system.physmem.servicedByWrQ 112 # Number of DRAM read bursts serviced by the write queue
+system.physmem.totBusLat 2231210000 # Total ticks spent in databus transfers
+system.physmem.totGap 1884215033500 # Total gap between requests
+system.physmem.totMemAccLat 15791226000 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totQLat 7424188500 # Total ticks spent queuing
+system.physmem.wrPerTurnAround::samples 6969 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean 16.946764 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean 16.727841 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev 3.644099 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16 5693 81.69% 81.69% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::17 31 0.44% 82.14% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::18 825 11.84% 93.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::19 64 0.92% 94.89% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20 11 0.16% 95.05% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::21 13 0.19% 95.24% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::22 18 0.26% 95.49% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::23 88 1.26% 96.76% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24 18 0.26% 97.02% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::25 42 0.60% 97.62% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::26 18 0.26% 97.88% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::27 17 0.24% 98.12% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::28 12 0.17% 98.29% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::29 10 0.14% 98.44% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::30 5 0.07% 98.51% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::31 20 0.29% 98.79% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32 11 0.16% 98.95% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::34 4 0.06% 99.01% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::35 1 0.01% 99.02% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::36 5 0.07% 99.10% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::37 3 0.04% 99.14% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::38 1 0.01% 99.15% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::39 1 0.01% 99.17% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::40 4 0.06% 99.23% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::41 6 0.09% 99.31% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::42 2 0.03% 99.34% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::43 5 0.07% 99.41% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::44 3 0.04% 99.45% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::45 2 0.03% 99.48% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::46 1 0.01% 99.50% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::47 5 0.07% 99.57% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::48 2 0.03% 99.60% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::49 5 0.07% 99.67% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::50 3 0.04% 99.71% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::51 1 0.01% 99.73% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::52 3 0.04% 99.77% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::53 1 0.01% 99.78% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::56 5 0.07% 99.86% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::57 7 0.10% 99.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::58 3 0.04% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total 6969 # Writes before turning the bus around for reads
+system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 1009 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 1042 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 4658 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 4777 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 4795 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 4798 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 4808 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 4914 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 5074 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 5164 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 5341 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 5549 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 5533 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 5670 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 5729 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 5848 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 5831 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 5897 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 883 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 930 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 931 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 875 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 964 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 972 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 1055 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 993 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 1195 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 1241 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 1213 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 1337 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 1445 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 1603 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 1865 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 2061 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 1878 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 1829 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 1679 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 1682 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 1830 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 1627 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 808 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 356 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 190 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 127 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 36 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 29 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 17 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 14 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 15 # What write queue length does an incoming req see
+system.physmem.writeBursts 118132 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 0 # Write request sizes (log2)
+system.physmem.writePktSize::3 0 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 118132 # Write request sizes (log2)
+system.physmem.writeReqs 118132 # Number of write requests accepted
+system.physmem.writeRowHitRate 81.35 # Row buffer hit rate for writes
+system.physmem.writeRowHits 96101 # Number of row buffer hits during writes
+system.tsunami.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post
+system.tsunami.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post
+system.tsunami.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post
+system.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post
+system.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post
+system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post
+system.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post
+system.tsunami.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post
+system.tsunami.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post
+system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
+system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
+system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
+system.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
+system.tsunami.ethernet.droppedPackets 0 # number of packets dropped
+system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU
+system.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
+system.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
+system.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
+system.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
+system.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU
+system.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
+system.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
+system.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
+system.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
+system.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
+system.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR
+system.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
+system.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR
+system.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
+system.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
+system.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR
+system.voltage_domain.voltage 1 # Voltage in Volts
+
+---------- End Simulation Statistics ----------
--- /dev/null
+M5 console: m5AlphaAccess @ 0xFFFFFD0200000000
+\rGot Configuration 623
+\rmemsize 8000000 pages 4000
+\rFirst free page after ROM 0xFFFFFC0000018000
+\rHWRPB 0xFFFFFC0000018000 l1pt 0xFFFFFC0000040000 l2pt 0xFFFFFC0000042000 l3pt_rpb 0xFFFFFC0000044000 l3pt_kernel 0xFFFFFC0000048000 l2reserv 0xFFFFFC0000046000
+\rkstart = 0xFFFFFC0000310000, kend = 0xFFFFFC0000855898, kentry = 0xFFFFFC0000310000, numCPUs = 0x1
+\rCPU Clock at 2000 MHz IntrClockFrequency=1024
+\rBooting with 1 processor(s)
+\rKSP: 0x20043FE8 PTBR 0x20
+\rConsole Callback at 0x0, fixup at 0x0, crb offset: 0x510
+\rMemory cluster 0 [0 - 392]
+\rMemory cluster 1 [392 - 15992]
+\rInitalizing mdt_bitmap addr 0xFFFFFC0000038000 mem_pages 4000
+\rConsoleDispatch at virt 10000658 phys 18658 val FFFFFC00000100A8
+\runix_boot_mem ends at FFFFFC0000076000
+\rk_argc = 0
+\rjumping to kernel at 0xFFFFFC0000310000, (PCBB 0xFFFFFC0000018180 pfn 1067)
+\rCallbackFixup 0 18000, t7=FFFFFC000070C000
+\rLinux version 2.6.13 (hsul@zed.eecs.umich.edu) (gcc version 3.4.3) #1 SMP Sun Oct 8 19:52:07 EDT 2006
+\rBooting GENERIC on Tsunami variation DP264 using machine vector DP264 from SRM
+\rMajor Options: SMP LEGACY_START VERBOSE_MCHECK
+\rCommand line: root=/dev/hda1 console=ttyS0
+\rmemcluster 0, usage 1, start 0, end 392
+\rmemcluster 1, usage 0, start 392, end 16384
+\rfreeing pages 1069:16384
+\rreserving pages 1069:1070
+\r4096K Bcache detected; load hit latency 30 cycles, load miss latency 140 cycles
+\rSMP: 1 CPUs probed -- cpu_present_mask = 1
+\rBuilt 1 zonelists
+\rKernel command line: root=/dev/hda1 console=ttyS0
+\rPID hash table entries: 1024 (order: 10, 32768 bytes)
+\rUsing epoch = 1900
+\rConsole: colour dummy device 80x25
+\rDentry cache hash table entries: 32768 (order: 5, 262144 bytes)
+\rInode-cache hash table entries: 16384 (order: 4, 131072 bytes)
+\rMemory: 118784k/131072k available (3314k kernel code, 8952k reserved, 983k data, 224k init)
+\rMount-cache hash table entries: 512
+\rSMP mode deactivated.
+\rBrought up 1 CPUs
+\rSMP: Total of 1 processors activated (4002.20 BogoMIPS).
+\rNET: Registered protocol family 16
+\rEISA bus registered
+\rpci: enabling save/restore of SRM state
+\rSCSI subsystem initialized
+\rsrm_env: version 0.0.5 loaded successfully
+\rInstalling knfsd (copyright (C) 1996 okir@monad.swb.de).
+\rInitializing Cryptographic API
+\rrtc: Standard PC (1900) epoch (1900) detected
+\rReal Time Clock Driver v1.12
+\rSerial: 8250/16550 driver $Revision: 1.90 $ 1 ports, IRQ sharing disabled
+\rttyS0 at I/O 0x3f8 (irq = 4) is a 8250
+\rio scheduler noop registered
+\rio scheduler anticipatory registered
+\rio scheduler deadline registered
+\rio scheduler cfq registered
+\rloop: loaded (max 8 devices)
+\rnbd: registered device at major 43
+\rns83820.c: National Semiconductor DP83820 10/100/1000 driver.
+\rPCI: Setting latency timer of device 0000:00:01.0 to 64
+\reth0: ns83820.c: 0x22c: 00000000, subsystem: 0000:0000
+\reth0: enabling optical transceiver
+\reth0: using 64 bit addressing.
+\reth0: ns83820 v0.22: DP83820 v1.3: 00:90:00:00:00:01 io=0x09000000 irq=30 f=h,sg
+\rtun: Universal TUN/TAP device driver, 1.6
+\rtun: (C) 1999-2004 Max Krasnyansky <maxk@qualcomm.com>
+\rUniform Multi-Platform E-IDE driver Revision: 7.00alpha2
+\ride: Assuming 33MHz system bus speed for PIO modes; override with idebus=xx
+\rPIIX4: IDE controller at PCI slot 0000:00:00.0
+\rPIIX4: chipset revision 0
+\rPIIX4: 100% native mode on irq 31
+\rPCI: Setting latency timer of device 0000:00:00.0 to 64
+\r ide0: BM-DMA at 0x8400-0x8407, BIOS settings: hda:DMA, hdb:DMA
+\r ide1: BM-DMA at 0x8408-0x840f, BIOS settings: hdc:DMA, hdd:DMA
+\rhda: M5 IDE Disk, ATA DISK drive
+\rhdb: M5 IDE Disk, ATA DISK drive
+\ride0 at 0x8410-0x8417,0x8422 on irq 31
+\rhda: max request size: 128KiB
+\rhda: 101808 sectors (52 MB), CHS=101/16/63, UDMA(33)
+\rhda: cache flushes not supported
+\r hda: hda1
+\rhdb: max request size: 128KiB
+\rhdb: 4177920 sectors (2139 MB), CHS=4144/16/63, UDMA(33)
+\rhdb: cache flushes not supported
+\r hdb: unknown partition table
+\rmice: PS/2 mouse device common for all mice
+\rNET: Registered protocol family 2
+\rIP route cache hash table entries: 4096 (order: 2, 32768 bytes)
+\rTCP established hash table entries: 16384 (order: 5, 262144 bytes)
+\rTCP bind hash table entries: 16384 (order: 5, 262144 bytes)
+\rTCP: Hash tables configured (established 16384 bind 16384)
+\rTCP reno registered
+\rip_conntrack version 2.1 (512 buckets, 4096 max) - 296 bytes per conntrack
+\rip_tables: (C) 2000-2002 Netfilter core team
+\rarp_tables: (C) 2002 David S. Miller
+\rTCP bic registered
+\rInitializing IPsec netlink socket
+\rNET: Registered protocol family 1
+\rNET: Registered protocol family 17
+\rNET: Registered protocol family 15
+\rBridge firewalling registered
+\r802.1Q VLAN Support v1.8 Ben Greear <greearb@candelatech.com>
+\rAll bugs added by David S. Miller <davem@redhat.com>
+\rVFS: Mounted root (ext2 filesystem) readonly.
+\rFreeing unused kernel memory: 224k freed
+\r\rinit started: BusyBox v1.1.0 (2007.03.04-01:07+0000) multi-call binary\r
+mounting filesystems...\r
+EXT2-fs warning: checktime reached, running e2fsck is recommended
+\rloading script...\r
--- /dev/null
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=true
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=LinuxArmSystem
+children=bridge cf0 clk_domain cpu0 cpu1 cpu_clk_domain intrctrl iobus iocache l2c membus physmem realview terminal toL2Bus vncserver voltage_domain
+atags_addr=256
+boot_loader=/arm/projectscratch/pd/sysrandd/dist/binaries/boot.arm
+boot_osflags=earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1
+boot_release_addr=65528
+cache_line_size=64
+clk_domain=system.clk_domain
+dtb_filename=
+early_kernel_symbols=false
+enable_context_switch_stats_dump=false
+eventq_index=0
+flags_addr=268435504
+gic_cpu_addr=520093952
+have_generic_timer=false
+have_large_asid_64=false
+have_lpae=false
+have_security=false
+have_virtualization=false
+highest_el_is_64=false
+init_param=0
+kernel=/arm/projectscratch/pd/sysrandd/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8
+load_addr_mask=268435455
+load_offset=0
+machine_type=RealView_PBX
+mem_mode=timing
+mem_ranges=0:134217727
+memories=system.physmem system.realview.nvmem
+multi_proc=true
+num_work_ids=16
+panic_on_oops=true
+panic_on_panic=true
+phys_addr_range_64=40
+readfile=tests/halt.sh
+reset_addr_64=0
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[0]
+
+[system.bridge]
+type=Bridge
+clk_domain=system.clk_domain
+delay=50000
+eventq_index=0
+ranges=268435456:520093695 1073741824:1610612735
+req_size=16
+resp_size=16
+master=system.iobus.slave[0]
+slave=system.membus.master[0]
+
+[system.cf0]
+type=IdeDisk
+children=image
+delay=1000000
+driveID=master
+eventq_index=0
+image=system.cf0.image
+
+[system.cf0.image]
+type=CowDiskImage
+children=child
+child=system.cf0.image.child
+eventq_index=0
+image_file=
+read_only=false
+table_size=65536
+
+[system.cf0.image.child]
+type=RawDiskImage
+eventq_index=0
+image_file=/arm/projectscratch/pd/sysrandd/dist/disks/linux-arm-ael.img
+read_only=true
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.cpu0]
+type=MinorCPU
+children=branchPred dcache dstage2_mmu dtb executeFuncUnits icache interrupts isa istage2_mmu itb tracer
+branchPred=system.cpu0.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dstage2_mmu=system.cpu0.dstage2_mmu
+dtb=system.cpu0.dtb
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu0.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu0.interrupts
+isa=system.cpu0.isa
+istage2_mmu=system.cpu0.istage2_mmu
+itb=system.cpu0.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+switched_out=false
+system=system
+tracer=system.cpu0.tracer
+workload=
+dcache_port=system.cpu0.dcache.cpu_side
+icache_port=system.cpu0.icache.cpu_side
+
+[system.cpu0.branchPred]
+type=BranchPredictor
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+predType=tournament
+
+[system.cpu0.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=4
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu0.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu0.dcache_port
+mem_side=system.toL2Bus.slave[1]
+
+[system.cpu0.dcache.tags]
+type=LRU
+assoc=4
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=32768
+
+[system.cpu0.dstage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu0.dstage2_mmu.stage2_tlb
+tlb=system.cpu0.dtb
+
+[system.cpu0.dstage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu0.dstage2_mmu.stage2_tlb.walker
+
+[system.cpu0.dstage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.toL2Bus.slave[5]
+
+[system.cpu0.dtb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu0.dtb.walker
+
+[system.cpu0.dtb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.toL2Bus.slave[3]
+
+[system.cpu0.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
+eventq_index=0
+funcUnits=system.cpu0.executeFuncUnits.funcUnits0 system.cpu0.executeFuncUnits.funcUnits1 system.cpu0.executeFuncUnits.funcUnits2 system.cpu0.executeFuncUnits.funcUnits3 system.cpu0.executeFuncUnits.funcUnits4 system.cpu0.executeFuncUnits.funcUnits5 system.cpu0.executeFuncUnits.funcUnits6
+
+[system.cpu0.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu0.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu0.executeFuncUnits.funcUnits0.timings
+
+[system.cpu0.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu0.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu0.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu0.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu0.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu0.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu0.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu0.executeFuncUnits.funcUnits1.timings
+
+[system.cpu0.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu0.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu0.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu0.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu0.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu0.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu0.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu0.executeFuncUnits.funcUnits2.timings
+
+[system.cpu0.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu0.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu0.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu0.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu0.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu0.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=9
+opClasses=system.cpu0.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu0.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu0.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu0.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu0.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu0.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu0.executeFuncUnits.funcUnits4.timings
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
+eventq_index=0
+opClasses=system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses25
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu0.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu0.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu0.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu0.executeFuncUnits.funcUnits5.opClasses
+opLat=1
+timings=system.cpu0.executeFuncUnits.funcUnits5.timings
+
+[system.cpu0.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu0.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu0.executeFuncUnits.funcUnits5.opClasses.opClasses1
+
+[system.cpu0.executeFuncUnits.funcUnits5.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu0.executeFuncUnits.funcUnits5.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu0.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu0.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu0.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu0.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=1
+opClasses=system.cpu0.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=
+
+[system.cpu0.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses1
+
+[system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu0.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=1
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu0.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu0.icache_port
+mem_side=system.toL2Bus.slave[0]
+
+[system.cpu0.icache.tags]
+type=LRU
+assoc=1
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=32768
+
+[system.cpu0.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu0.isa]
+type=ArmISA
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=1052678
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=0
+id_aa64isar1_el1=0
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=0
+id_aa64pfr0_el1=17
+id_aa64pfr1_el1=0
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=0
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_pfr0=49
+id_pfr1=4113
+midr=1091551472
+system=system
+
+[system.cpu0.istage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu0.istage2_mmu.stage2_tlb
+tlb=system.cpu0.itb
+
+[system.cpu0.istage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu0.istage2_mmu.stage2_tlb.walker
+
+[system.cpu0.istage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.toL2Bus.slave[4]
+
+[system.cpu0.itb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu0.itb.walker
+
+[system.cpu0.itb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.toL2Bus.slave[2]
+
+[system.cpu0.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu1]
+type=MinorCPU
+children=branchPred dcache dstage2_mmu dtb executeFuncUnits icache interrupts isa istage2_mmu itb tracer
+branchPred=system.cpu1.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=1
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dstage2_mmu=system.cpu1.dstage2_mmu
+dtb=system.cpu1.dtb
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu1.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu1.interrupts
+isa=system.cpu1.isa
+istage2_mmu=system.cpu1.istage2_mmu
+itb=system.cpu1.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+switched_out=false
+system=system
+tracer=system.cpu1.tracer
+workload=
+dcache_port=system.cpu1.dcache.cpu_side
+icache_port=system.cpu1.icache.cpu_side
+
+[system.cpu1.branchPred]
+type=BranchPredictor
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+predType=tournament
+
+[system.cpu1.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=4
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu1.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu1.dcache_port
+mem_side=system.toL2Bus.slave[7]
+
+[system.cpu1.dcache.tags]
+type=LRU
+assoc=4
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=32768
+
+[system.cpu1.dstage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu1.dstage2_mmu.stage2_tlb
+tlb=system.cpu1.dtb
+
+[system.cpu1.dstage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu1.dstage2_mmu.stage2_tlb.walker
+
+[system.cpu1.dstage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.toL2Bus.slave[11]
+
+[system.cpu1.dtb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu1.dtb.walker
+
+[system.cpu1.dtb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.toL2Bus.slave[9]
+
+[system.cpu1.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
+eventq_index=0
+funcUnits=system.cpu1.executeFuncUnits.funcUnits0 system.cpu1.executeFuncUnits.funcUnits1 system.cpu1.executeFuncUnits.funcUnits2 system.cpu1.executeFuncUnits.funcUnits3 system.cpu1.executeFuncUnits.funcUnits4 system.cpu1.executeFuncUnits.funcUnits5 system.cpu1.executeFuncUnits.funcUnits6
+
+[system.cpu1.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu1.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu1.executeFuncUnits.funcUnits0.timings
+
+[system.cpu1.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu1.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu1.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu1.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu1.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu1.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu1.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu1.executeFuncUnits.funcUnits1.timings
+
+[system.cpu1.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu1.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu1.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu1.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu1.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu1.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu1.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu1.executeFuncUnits.funcUnits2.timings
+
+[system.cpu1.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu1.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu1.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu1.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu1.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu1.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=9
+opClasses=system.cpu1.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu1.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu1.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu1.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu1.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu1.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu1.executeFuncUnits.funcUnits4.timings
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
+eventq_index=0
+opClasses=system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses25
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu1.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu1.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu1.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu1.executeFuncUnits.funcUnits5.opClasses
+opLat=1
+timings=system.cpu1.executeFuncUnits.funcUnits5.timings
+
+[system.cpu1.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu1.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu1.executeFuncUnits.funcUnits5.opClasses.opClasses1
+
+[system.cpu1.executeFuncUnits.funcUnits5.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu1.executeFuncUnits.funcUnits5.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu1.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu1.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu1.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu1.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=1
+opClasses=system.cpu1.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=
+
+[system.cpu1.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses1
+
+[system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu1.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=1
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu1.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu1.icache_port
+mem_side=system.toL2Bus.slave[6]
+
+[system.cpu1.icache.tags]
+type=LRU
+assoc=1
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=32768
+
+[system.cpu1.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu1.isa]
+type=ArmISA
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=1052678
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=0
+id_aa64isar1_el1=0
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=0
+id_aa64pfr0_el1=17
+id_aa64pfr1_el1=0
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=0
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_pfr0=49
+id_pfr1=4113
+midr=1091551472
+system=system
+
+[system.cpu1.istage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu1.istage2_mmu.stage2_tlb
+tlb=system.cpu1.itb
+
+[system.cpu1.istage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu1.istage2_mmu.stage2_tlb.walker
+
+[system.cpu1.istage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.toL2Bus.slave[10]
+
+[system.cpu1.itb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu1.itb.walker
+
+[system.cpu1.itb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.toL2Bus.slave[8]
+
+[system.cpu1.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.intrctrl]
+type=IntrControl
+eventq_index=0
+sys=system
+
+[system.iobus]
+type=NoncoherentBus
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+use_default_range=false
+width=8
+master=system.realview.uart.pio system.realview.realview_io.pio system.realview.timer0.pio system.realview.timer1.pio system.realview.clcd.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.cf_ctrl.pio system.realview.cf_ctrl.config system.realview.dmac_fake.pio system.realview.uart1_fake.pio system.realview.uart2_fake.pio system.realview.uart3_fake.pio system.realview.smc_fake.pio system.realview.sp810_fake.pio system.realview.watchdog_fake.pio system.realview.gpio0_fake.pio system.realview.gpio1_fake.pio system.realview.gpio2_fake.pio system.realview.ssp_fake.pio system.realview.sci_fake.pio system.realview.aaci_fake.pio system.realview.mmc_fake.pio system.realview.rtc.pio system.realview.flash_fake.pio system.iocache.cpu_side
+slave=system.bridge.master system.realview.clcd.dma system.realview.cf_ctrl.dma
+
+[system.iocache]
+type=BaseCache
+children=tags
+addr_ranges=0:134217727
+assoc=8
+clk_domain=system.clk_domain
+eventq_index=0
+forward_snoops=false
+hit_latency=50
+is_top_level=true
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=50
+sequential_access=false
+size=1024
+system=system
+tags=system.iocache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.iobus.master[25]
+mem_side=system.membus.slave[2]
+
+[system.iocache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+hit_latency=50
+sequential_access=false
+size=1024
+
+[system.l2c]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=4194304
+system=system
+tags=system.l2c.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
+
+[system.l2c.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=4194304
+
+[system.membus]
+type=CoherentBus
+children=badaddr_responder
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=8
+default=system.membus.badaddr_responder.pio
+master=system.bridge.slave system.realview.nvmem.port system.realview.gic.pio system.realview.l2x0_fake.pio system.realview.a9scu.pio system.realview.local_cpu_timer.pio system.physmem.port
+slave=system.system_port system.l2c.mem_side system.iocache.mem_side
+
+[system.membus.badaddr_responder]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=0
+pio_latency=100000
+pio_size=8
+ret_bad_addr=true
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=warn
+pio=system.membus.default
+
+[system.physmem]
+type=DRAMCtrl
+activation_limit=4
+addr_mapping=RoRaBaChCo
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+devices_per_rank=8
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=0:134217727
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCL=13750
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=300000
+tRP=13750
+tRRD=6250
+tWTR=7500
+tXAW=40000
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[6]
+
+[system.realview]
+type=RealView
+children=a9scu aaci_fake cf_ctrl clcd dmac_fake flash_fake gic gpio0_fake gpio1_fake gpio2_fake kmi0 kmi1 l2x0_fake local_cpu_timer mmc_fake nvmem realview_io rtc sci_fake smc_fake sp810_fake ssp_fake timer0 timer1 uart uart1_fake uart2_fake uart3_fake watchdog_fake
+eventq_index=0
+intrctrl=system.intrctrl
+max_mem_size=268435456
+mem_start_addr=0
+pci_cfg_base=0
+system=system
+
+[system.realview.a9scu]
+type=A9SCU
+clk_domain=system.clk_domain
+eventq_index=0
+pio_addr=520093696
+pio_latency=100000
+system=system
+pio=system.membus.master[4]
+
+[system.realview.aaci_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268451840
+pio_latency=100000
+system=system
+pio=system.iobus.master[21]
+
+[system.realview.cf_ctrl]
+type=IdeController
+BAR0=402653184
+BAR0LegacyIO=true
+BAR0Size=16
+BAR1=402653440
+BAR1LegacyIO=true
+BAR1Size=1
+BAR2=1
+BAR2LegacyIO=false
+BAR2Size=8
+BAR3=1
+BAR3LegacyIO=false
+BAR3Size=4
+BAR4=1
+BAR4LegacyIO=false
+BAR4Size=16
+BAR5=1
+BAR5LegacyIO=false
+BAR5Size=0
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=1
+Command=1
+DeviceID=28945
+ExpansionROM=0
+HeaderType=0
+InterruptLine=31
+InterruptPin=1
+LatencyTimer=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=0
+MinimumGrant=0
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPLinkCap=0
+PXCAPLinkCtrl=0
+PXCAPLinkStatus=0
+PXCAPNextCapability=0
+ProgIF=133
+Revision=0
+Status=640
+SubClassCode=1
+SubsystemID=0
+SubsystemVendorID=0
+VendorID=32902
+clk_domain=system.clk_domain
+config_latency=20000
+ctrl_offset=2
+disks=system.cf0
+eventq_index=0
+io_shift=1
+pci_bus=2
+pci_dev=7
+pci_func=0
+pio_latency=30000
+platform=system.realview
+system=system
+config=system.iobus.master[8]
+dma=system.iobus.slave[2]
+pio=system.iobus.master[7]
+
+[system.realview.clcd]
+type=Pl111
+amba_id=1315089
+clk_domain=system.clk_domain
+enable_capture=true
+eventq_index=0
+gic=system.realview.gic
+int_num=55
+pio_addr=268566528
+pio_latency=10000
+pixel_clock=41667
+system=system
+vnc=system.vncserver
+dma=system.iobus.slave[1]
+pio=system.iobus.master[4]
+
+[system.realview.dmac_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268632064
+pio_latency=100000
+system=system
+pio=system.iobus.master[9]
+
+[system.realview.flash_fake]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=true
+pio_addr=1073741824
+pio_latency=100000
+pio_size=536870912
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[24]
+
+[system.realview.gic]
+type=Pl390
+clk_domain=system.clk_domain
+cpu_addr=520093952
+cpu_pio_delay=10000
+dist_addr=520097792
+dist_pio_delay=10000
+eventq_index=0
+int_latency=10000
+it_lines=128
+msix_addr=0
+platform=system.realview
+system=system
+pio=system.membus.master[2]
+
+[system.realview.gpio0_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268513280
+pio_latency=100000
+system=system
+pio=system.iobus.master[16]
+
+[system.realview.gpio1_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268517376
+pio_latency=100000
+system=system
+pio=system.iobus.master[17]
+
+[system.realview.gpio2_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268521472
+pio_latency=100000
+system=system
+pio=system.iobus.master[18]
+
+[system.realview.kmi0]
+type=Pl050
+amba_id=1314896
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_delay=1000000
+int_num=52
+is_mouse=false
+pio_addr=268460032
+pio_latency=100000
+system=system
+vnc=system.vncserver
+pio=system.iobus.master[5]
+
+[system.realview.kmi1]
+type=Pl050
+amba_id=1314896
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_delay=1000000
+int_num=53
+is_mouse=true
+pio_addr=268464128
+pio_latency=100000
+system=system
+vnc=system.vncserver
+pio=system.iobus.master[6]
+
+[system.realview.l2x0_fake]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=520101888
+pio_latency=100000
+pio_size=4095
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.membus.master[3]
+
+[system.realview.local_cpu_timer]
+type=CpuLocalTimer
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_num_timer=29
+int_num_watchdog=30
+pio_addr=520095232
+pio_latency=100000
+system=system
+pio=system.membus.master[5]
+
+[system.realview.mmc_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268455936
+pio_latency=100000
+system=system
+pio=system.iobus.master[22]
+
+[system.realview.nvmem]
+type=SimpleMemory
+bandwidth=73.000000
+clk_domain=system.clk_domain
+conf_table_reported=false
+eventq_index=0
+in_addr_map=true
+latency=30000
+latency_var=0
+null=false
+range=2147483648:2214592511
+port=system.membus.master[1]
+
+[system.realview.realview_io]
+type=RealViewCtrl
+clk_domain=system.clk_domain
+eventq_index=0
+idreg=0
+pio_addr=268435456
+pio_latency=100000
+proc_id0=201326592
+proc_id1=201327138
+system=system
+pio=system.iobus.master[1]
+
+[system.realview.rtc]
+type=PL031
+amba_id=3412017
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_delay=100000
+int_num=42
+pio_addr=268529664
+pio_latency=100000
+system=system
+time=Thu Jan 1 00:00:00 2009
+pio=system.iobus.master[23]
+
+[system.realview.sci_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268492800
+pio_latency=100000
+system=system
+pio=system.iobus.master[20]
+
+[system.realview.smc_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=269357056
+pio_latency=100000
+system=system
+pio=system.iobus.master[13]
+
+[system.realview.sp810_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=true
+pio_addr=268439552
+pio_latency=100000
+system=system
+pio=system.iobus.master[14]
+
+[system.realview.ssp_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268488704
+pio_latency=100000
+system=system
+pio=system.iobus.master[19]
+
+[system.realview.timer0]
+type=Sp804
+amba_id=1316868
+clk_domain=system.clk_domain
+clock0=1000000
+clock1=1000000
+eventq_index=0
+gic=system.realview.gic
+int_num0=36
+int_num1=36
+pio_addr=268505088
+pio_latency=100000
+system=system
+pio=system.iobus.master[2]
+
+[system.realview.timer1]
+type=Sp804
+amba_id=1316868
+clk_domain=system.clk_domain
+clock0=1000000
+clock1=1000000
+eventq_index=0
+gic=system.realview.gic
+int_num0=37
+int_num1=37
+pio_addr=268509184
+pio_latency=100000
+system=system
+pio=system.iobus.master[3]
+
+[system.realview.uart]
+type=Pl011
+clk_domain=system.clk_domain
+end_on_eot=false
+eventq_index=0
+gic=system.realview.gic
+int_delay=100000
+int_num=44
+pio_addr=268472320
+pio_latency=100000
+platform=system.realview
+system=system
+terminal=system.terminal
+pio=system.iobus.master[0]
+
+[system.realview.uart1_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268476416
+pio_latency=100000
+system=system
+pio=system.iobus.master[10]
+
+[system.realview.uart2_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268480512
+pio_latency=100000
+system=system
+pio=system.iobus.master[11]
+
+[system.realview.uart3_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268484608
+pio_latency=100000
+system=system
+pio=system.iobus.master[12]
+
+[system.realview.watchdog_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268500992
+pio_latency=100000
+system=system
+pio=system.iobus.master[15]
+
+[system.terminal]
+type=Terminal
+eventq_index=0
+intr_control=system.intrctrl
+number=0
+output=true
+port=3456
+
+[system.toL2Bus]
+type=CoherentBus
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=8
+master=system.l2c.cpu_side
+slave=system.cpu0.icache.mem_side system.cpu0.dcache.mem_side system.cpu0.itb.walker.port system.cpu0.dtb.walker.port system.cpu0.istage2_mmu.stage2_tlb.walker.port system.cpu0.dstage2_mmu.stage2_tlb.walker.port system.cpu1.icache.mem_side system.cpu1.dcache.mem_side system.cpu1.itb.walker.port system.cpu1.dtb.walker.port system.cpu1.istage2_mmu.stage2_tlb.walker.port system.cpu1.dstage2_mmu.stage2_tlb.walker.port
+
+[system.vncserver]
+type=VncServer
+eventq_index=0
+frame_capture=false
+number=0
+port=5900
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
--- /dev/null
+warn: Sockets disabled, not accepting vnc client connections
+warn: Sockets disabled, not accepting terminal connections
+warn: Sockets disabled, not accepting gdb connections
+warn: The clidr register always reports 0 caches.
+warn: clidr LoUIS field of 0b001 to match current ARM implementations.
+warn: The csselr register isn't implemented.
+warn: The ccsidr register isn't implemented and always reads as 0.
+warn: instruction 'mcr bpiallis' unimplemented
+warn: instruction 'mcr icialluis' unimplemented
+warn: instruction 'mcr dccimvac' unimplemented
+warn: instruction 'mcr dccmvau' unimplemented
+warn: instruction 'mcr icimvau' unimplemented
+warn: LCD dual screen mode not supported
--- /dev/null
+Redirecting stdout to build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-minor-dual/simout
+Redirecting stderr to build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-minor-dual/simerr
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled May 7 2014 10:57:46
+gem5 started May 7 2014 12:48:24
+gem5 executing on cz3211bhr8
+command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-minor-dual -re tests/run.py build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-minor-dual
+Global frequency set at 1000000000000 ticks per second
+info: kernel located at: /arm/projectscratch/pd/sysrandd/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8
+ 0: system.cpu0.isa: ISA system set to: 0x15f94710 0x15f94710
+ 0: system.cpu1.isa: ISA system set to: 0x15f94710 0x15f94710
+info: Using bootloader at address 0x80000000
+info: Using kernel entry physical address at 0x8000
+info: Entering event queue @ 0. Starting simulation...
+Exiting @ tick 1146870140500 because m5_exit instruction encountered
--- /dev/null
+
+---------- Begin Simulation Statistics ----------
+final_tick 1146785401000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate 81646 # Simulator instruction rate (inst/s)
+host_mem_usage 463904 # Number of bytes of host memory used
+host_op_rate 105090 # Simulator op (including micro ops) rate (op/s)
+host_seconds 758.04 # Real time elapsed on the host
+host_tick_rate 1512825196 # Simulator tick rate (ticks/s)
+sim_freq 1000000000000 # Frequency of simulated ticks
+sim_insts 61891142 # Number of instructions simulated
+sim_ops 79662361 # Number of ops (including micro ops) simulated
+sim_seconds 1.146785 # Number of seconds simulated
+sim_ticks 1146785401000 # Number of ticks simulated
+system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
+system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
+system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD).
+system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes.
+system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes.
+system.cf0.dma_write_txs 0 # Number of DMA write transactions.
+system.clk_domain.clock 1000 # Clock period in ticks
+system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu0.branchPred.BTBHitPct 71.700237 # BTB Hit Percentage
+system.cpu0.branchPred.BTBHits 3353058 # Number of BTB hits
+system.cpu0.branchPred.BTBLookups 4676495 # Number of BTB lookups
+system.cpu0.branchPred.RASInCorrect 70484 # Number of incorrect RAS predictions.
+system.cpu0.branchPred.condIncorrect 650965 # Number of conditional branches incorrect
+system.cpu0.branchPred.condPredicted 5175442 # Number of conditional branches predicted
+system.cpu0.branchPred.lookups 6862341 # Number of BP lookups
+system.cpu0.branchPred.usedRAS 848882 # Number of times the RAS was used to get a target.
+system.cpu0.committedInsts 29915640 # Number of instructions committed
+system.cpu0.committedOps 39339363 # Number of ops (including micro ops) committed
+system.cpu0.cpi 14.502071 # CPI: cycles per instruction
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.inst 161256 # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total 161256 # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.inst 10306.777196 # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10306.777196 # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.inst 8288.517611 # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8288.517611 # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.inst 152661 # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total 152661 # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.inst 88586750 # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::total 88586750 # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.inst 0.053300 # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.053300 # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.inst 8595 # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total 8595 # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.inst 21 # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::total 21 # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.inst 71065750 # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 71065750 # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.inst 0.053170 # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.053170 # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.inst 8574 # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::total 8574 # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.ReadReq_accesses::cpu0.inst 6911519 # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total 6911519 # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.inst 14955.771110 # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::total 14955.771110 # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12252.616817 # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12252.616817 # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_hits::cpu0.inst 6653819 # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total 6653819 # number of ReadReq hits
+system.cpu0.dcache.ReadReq_miss_latency::cpu0.inst 3854102215 # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::total 3854102215 # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.inst 0.037286 # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total 0.037286 # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_misses::cpu0.inst 257700 # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total 257700 # number of ReadReq misses
+system.cpu0.dcache.ReadReq_mshr_hits::cpu0.inst 51318 # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::total 51318 # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.inst 2528719564 # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2528719564 # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.inst 0.029861 # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.029861 # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_misses::cpu0.inst 206382 # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::total 206382 # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.inst 170751064250 # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 170751064250 # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.inst 161153 # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total 161153 # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.inst 6297.509524 # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 6297.509524 # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.inst 4297.199471 # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 4297.199471 # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_hits::cpu0.inst 153593 # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total 153593 # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.inst 47609172 # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::total 47609172 # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.inst 0.046912 # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::total 0.046912 # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_misses::cpu0.inst 7560 # number of StoreCondReq misses
+system.cpu0.dcache.StoreCondReq_misses::total 7560 # number of StoreCondReq misses
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.inst 32486828 # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 32486828 # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.inst 0.046912 # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.046912 # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.inst 7560 # number of StoreCondReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::total 7560 # number of StoreCondReq MSHR misses
+system.cpu0.dcache.WriteReq_accesses::cpu0.inst 5819437 # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total 5819437 # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.inst 49213.556324 # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::total 49213.556324 # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.inst 42966.373247 # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42966.373247 # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average WriteReq mshr uncacheable latency
+system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
+system.cpu0.dcache.WriteReq_hits::cpu0.inst 5512001 # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total 5512001 # number of WriteReq hits
+system.cpu0.dcache.WriteReq_miss_latency::cpu0.inst 15130018902 # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::total 15130018902 # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.inst 0.052829 # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total 0.052829 # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_misses::cpu0.inst 307436 # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total 307436 # number of WriteReq misses
+system.cpu0.dcache.WriteReq_mshr_hits::cpu0.inst 139625 # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::total 139625 # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.inst 7210230061 # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::total 7210230061 # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.inst 0.028836 # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.028836 # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu0.inst 167811 # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::total 167811 # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.inst 1513184500 # number of WriteReq MSHR uncacheable cycles
+system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1513184500 # number of WriteReq MSHR uncacheable cycles
+system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu0.dcache.cache_copies 0 # number of cache copies performed
+system.cpu0.dcache.demand_accesses::cpu0.inst 12730956 # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total 12730956 # number of demand (read+write) accesses
+system.cpu0.dcache.demand_avg_miss_latency::cpu0.inst 33592.128474 # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::total 33592.128474 # average overall miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.inst 26026.541451 # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26026.541451 # average overall mshr miss latency
+system.cpu0.dcache.demand_hits::cpu0.inst 12165820 # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total 12165820 # number of demand (read+write) hits
+system.cpu0.dcache.demand_miss_latency::cpu0.inst 18984121117 # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::total 18984121117 # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_rate::cpu0.inst 0.044391 # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total 0.044391 # miss rate for demand accesses
+system.cpu0.dcache.demand_misses::cpu0.inst 565136 # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total 565136 # number of demand (read+write) misses
+system.cpu0.dcache.demand_mshr_hits::cpu0.inst 190943 # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::total 190943 # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_miss_latency::cpu0.inst 9738949625 # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::total 9738949625 # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_rate::cpu0.inst 0.029392 # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::total 0.029392 # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_misses::cpu0.inst 374193 # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::total 374193 # number of demand (read+write) MSHR misses
+system.cpu0.dcache.fast_writes 0 # number of fast writes performed
+system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu0.dcache.overall_accesses::cpu0.inst 12730956 # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total 12730956 # number of overall (read+write) accesses
+system.cpu0.dcache.overall_avg_miss_latency::cpu0.inst 33592.128474 # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::total 33592.128474 # average overall miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.inst 26026.541451 # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26026.541451 # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_hits::cpu0.inst 12165820 # number of overall hits
+system.cpu0.dcache.overall_hits::total 12165820 # number of overall hits
+system.cpu0.dcache.overall_miss_latency::cpu0.inst 18984121117 # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::total 18984121117 # number of overall miss cycles
+system.cpu0.dcache.overall_miss_rate::cpu0.inst 0.044391 # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total 0.044391 # miss rate for overall accesses
+system.cpu0.dcache.overall_misses::cpu0.inst 565136 # number of overall misses
+system.cpu0.dcache.overall_misses::total 565136 # number of overall misses
+system.cpu0.dcache.overall_mshr_hits::cpu0.inst 190943 # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::total 190943 # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_miss_latency::cpu0.inst 9738949625 # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::total 9738949625 # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_rate::cpu0.inst 0.029392 # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::total 0.029392 # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_misses::cpu0.inst 374193 # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::total 374193 # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.inst 172264248750 # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::total 172264248750 # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2 364 # Occupied blocks per task id
+system.cpu0.dcache.tags.avg_refs 37.525252 # Average number of references to valid blocks.
+system.cpu0.dcache.tags.data_accesses 52581616 # Number of data accesses
+system.cpu0.dcache.tags.occ_blocks::cpu0.inst 495.504489 # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.inst 0.967782 # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::total 0.967782 # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_task_id_blocks::1024 364 # Occupied blocks per task id
+system.cpu0.dcache.tags.occ_task_id_percent::1024 0.710938 # Percentage of cache occupancy per task id
+system.cpu0.dcache.tags.replacements 332602 # number of replacements
+system.cpu0.dcache.tags.sampled_refs 332966 # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.tag_accesses 52581616 # Number of tag accesses
+system.cpu0.dcache.tags.tagsinuse 495.504489 # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs 12494633 # Total number of references to valid blocks.
+system.cpu0.dcache.tags.warmup_cycle 236260250 # Cycle when the warmup percentage was hit.
+system.cpu0.dcache.writebacks::writebacks 306168 # number of writebacks
+system.cpu0.dcache.writebacks::total 306168 # number of writebacks
+system.cpu0.discardedOps 1920081 # Number of ops (including micro ops) which were discarded before commit
+system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu0.dtb.accesses 14321266 # DTB accesses
+system.cpu0.dtb.align_faults 1416 # Number of TLB faults due to alignment restrictions
+system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu0.dtb.flush_entries 1942 # Number of entries that have been flushed from TLB
+system.cpu0.dtb.flush_tlb 4 # Number of times complete TLB was flushed
+system.cpu0.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
+system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu0.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
+system.cpu0.dtb.hits 14297430 # DTB hits
+system.cpu0.dtb.inst_accesses 0 # ITB inst accesses
+system.cpu0.dtb.inst_hits 0 # ITB inst hits
+system.cpu0.dtb.inst_misses 0 # ITB inst misses
+system.cpu0.dtb.misses 23836 # DTB misses
+system.cpu0.dtb.perms_faults 284 # Number of TLB faults due to permissions restrictions
+system.cpu0.dtb.prefetch_faults 167 # Number of TLB faults due to prefetch
+system.cpu0.dtb.read_accesses 8272964 # DTB read accesses
+system.cpu0.dtb.read_hits 8250552 # DTB read hits
+system.cpu0.dtb.read_misses 22412 # DTB read misses
+system.cpu0.dtb.write_accesses 6048302 # DTB write accesses
+system.cpu0.dtb.write_hits 6046878 # DTB write hits
+system.cpu0.dtb.write_misses 1424 # DTB write misses
+system.cpu0.icache.ReadReq_accesses::cpu0.inst 12525310 # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total 12525310 # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13777.726344 # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::total 13777.726344 # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11772.390367 # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11772.390367 # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.cpu0.icache.ReadReq_hits::cpu0.inst 11740482 # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total 11740482 # number of ReadReq hits
+system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 10813145411 # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::total 10813145411 # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.062659 # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total 0.062659 # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_misses::cpu0.inst 784828 # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total 784828 # number of ReadReq misses
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 9239301587 # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::total 9239301587 # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.062659 # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.062659 # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 784828 # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::total 784828 # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 171826250 # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 171826250 # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu0.icache.cache_copies 0 # number of cache copies performed
+system.cpu0.icache.demand_accesses::cpu0.inst 12525310 # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total 12525310 # number of demand (read+write) accesses
+system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13777.726344 # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::total 13777.726344 # average overall miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11772.390367 # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::total 11772.390367 # average overall mshr miss latency
+system.cpu0.icache.demand_hits::cpu0.inst 11740482 # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total 11740482 # number of demand (read+write) hits
+system.cpu0.icache.demand_miss_latency::cpu0.inst 10813145411 # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::total 10813145411 # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_rate::cpu0.inst 0.062659 # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total 0.062659 # miss rate for demand accesses
+system.cpu0.icache.demand_misses::cpu0.inst 784828 # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total 784828 # number of demand (read+write) misses
+system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 9239301587 # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::total 9239301587 # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.062659 # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::total 0.062659 # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_misses::cpu0.inst 784828 # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::total 784828 # number of demand (read+write) MSHR misses
+system.cpu0.icache.fast_writes 0 # number of fast writes performed
+system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu0.icache.overall_accesses::cpu0.inst 12525310 # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total 12525310 # number of overall (read+write) accesses
+system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13777.726344 # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::total 13777.726344 # average overall miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11772.390367 # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::total 11772.390367 # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.cpu0.icache.overall_hits::cpu0.inst 11740482 # number of overall hits
+system.cpu0.icache.overall_hits::total 11740482 # number of overall hits
+system.cpu0.icache.overall_miss_latency::cpu0.inst 10813145411 # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::total 10813145411 # number of overall miss cycles
+system.cpu0.icache.overall_miss_rate::cpu0.inst 0.062659 # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total 0.062659 # miss rate for overall accesses
+system.cpu0.icache.overall_misses::cpu0.inst 784828 # number of overall misses
+system.cpu0.icache.overall_misses::total 784828 # number of overall misses
+system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 9239301587 # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::total 9239301587 # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.062659 # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::total 0.062659 # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_misses::cpu0.inst 784828 # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::total 784828 # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 171826250 # number of overall MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::total 171826250 # number of overall MSHR uncacheable cycles
+system.cpu0.icache.tags.age_task_id_blocks_1024::2 506 # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::3 6 # Occupied blocks per task id
+system.cpu0.icache.tags.avg_refs 14.959363 # Average number of references to valid blocks.
+system.cpu0.icache.tags.data_accesses 13310138 # Number of data accesses
+system.cpu0.icache.tags.occ_blocks::cpu0.inst 510.783510 # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst 0.997624 # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::total 0.997624 # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu0.icache.tags.replacements 784313 # number of replacements
+system.cpu0.icache.tags.sampled_refs 784825 # Sample count of references to valid blocks.
+system.cpu0.icache.tags.tag_accesses 13310138 # Number of tag accesses
+system.cpu0.icache.tags.tagsinuse 510.783510 # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs 11740482 # Total number of references to valid blocks.
+system.cpu0.icache.tags.warmup_cycle 10281183000 # Cycle when the warmup percentage was hit.
+system.cpu0.idleCycles 80090425 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu0.ipc 0.068956 # IPC: instructions per cycle
+system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu0.itb.accesses 12532416 # DTB accesses
+system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu0.itb.flush_entries 1298 # Number of entries that have been flushed from TLB
+system.cpu0.itb.flush_tlb 4 # Number of times complete TLB was flushed
+system.cpu0.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
+system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu0.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
+system.cpu0.itb.hits 12527520 # DTB hits
+system.cpu0.itb.inst_accesses 12532416 # ITB inst accesses
+system.cpu0.itb.inst_hits 12527520 # ITB inst hits
+system.cpu0.itb.inst_misses 4896 # ITB inst misses
+system.cpu0.itb.misses 4896 # DTB misses
+system.cpu0.itb.perms_faults 2037 # Number of TLB faults due to permissions restrictions
+system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu0.itb.read_accesses 0 # DTB read accesses
+system.cpu0.itb.read_hits 0 # DTB read hits
+system.cpu0.itb.read_misses 0 # DTB read misses
+system.cpu0.itb.write_accesses 0 # DTB write accesses
+system.cpu0.itb.write_hits 0 # DTB write hits
+system.cpu0.itb.write_misses 0 # DTB write misses
+system.cpu0.kern.inst.arm 0 # number of arm instructions executed
+system.cpu0.kern.inst.quiesce 50383 # number of quiesce instructions executed
+system.cpu0.numCycles 433838745 # number of cpu cycles simulated
+system.cpu0.numFetchSuspends 39517 # Number of times Execute suspended instruction fetching
+system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu0.quiesceCycles 1859796920 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu0.tickCycles 353748320 # Number of cycles that the CPU actually ticked
+system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu1.branchPred.BTBHitPct 75.016066 # BTB Hit Percentage
+system.cpu1.branchPred.BTBHits 3095670 # Number of BTB hits
+system.cpu1.branchPred.BTBLookups 4126676 # Number of BTB lookups
+system.cpu1.branchPred.RASInCorrect 63011 # Number of incorrect RAS predictions.
+system.cpu1.branchPred.condIncorrect 435091 # Number of conditional branches incorrect
+system.cpu1.branchPred.condPredicted 4929472 # Number of conditional branches predicted
+system.cpu1.branchPred.lookups 6347852 # Number of BP lookups
+system.cpu1.branchPred.usedRAS 662563 # Number of times the RAS was used to get a target.
+system.cpu1.committedInsts 31975502 # Number of instructions committed
+system.cpu1.committedOps 40322998 # Number of ops (including micro ops) committed
+system.cpu1.cpi 4.679096 # CPI: cycles per instruction
+system.cpu1.dcache.LoadLockedReq_accesses::cpu1.inst 89293 # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::total 89293 # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.inst 8380.702313 # average LoadLockedReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 8380.702313 # average LoadLockedReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.inst 6356.969903 # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 6356.969903 # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_hits::cpu1.inst 78530 # number of LoadLockedReq hits
+system.cpu1.dcache.LoadLockedReq_hits::total 78530 # number of LoadLockedReq hits
+system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.inst 90201499 # number of LoadLockedReq miss cycles
+system.cpu1.dcache.LoadLockedReq_miss_latency::total 90201499 # number of LoadLockedReq miss cycles
+system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.inst 0.120536 # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.120536 # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_misses::cpu1.inst 10763 # number of LoadLockedReq misses
+system.cpu1.dcache.LoadLockedReq_misses::total 10763 # number of LoadLockedReq misses
+system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.inst 31 # number of LoadLockedReq MSHR hits
+system.cpu1.dcache.LoadLockedReq_mshr_hits::total 31 # number of LoadLockedReq MSHR hits
+system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.inst 68223001 # number of LoadLockedReq MSHR miss cycles
+system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 68223001 # number of LoadLockedReq MSHR miss cycles
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.inst 0.120189 # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.120189 # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.inst 10732 # number of LoadLockedReq MSHR misses
+system.cpu1.dcache.LoadLockedReq_mshr_misses::total 10732 # number of LoadLockedReq MSHR misses
+system.cpu1.dcache.ReadReq_accesses::cpu1.inst 7361037 # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.ReadReq_accesses::total 7361037 # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.inst 14987.876806 # average ReadReq miss latency
+system.cpu1.dcache.ReadReq_avg_miss_latency::total 14987.876806 # average ReadReq miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11879.325450 # average ReadReq mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11879.325450 # average ReadReq mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.ReadReq_hits::cpu1.inst 7117762 # number of ReadReq hits
+system.cpu1.dcache.ReadReq_hits::total 7117762 # number of ReadReq hits
+system.cpu1.dcache.ReadReq_miss_latency::cpu1.inst 3646175730 # number of ReadReq miss cycles
+system.cpu1.dcache.ReadReq_miss_latency::total 3646175730 # number of ReadReq miss cycles
+system.cpu1.dcache.ReadReq_miss_rate::cpu1.inst 0.033049 # miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_miss_rate::total 0.033049 # miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_misses::cpu1.inst 243275 # number of ReadReq misses
+system.cpu1.dcache.ReadReq_misses::total 243275 # number of ReadReq misses
+system.cpu1.dcache.ReadReq_mshr_hits::cpu1.inst 37480 # number of ReadReq MSHR hits
+system.cpu1.dcache.ReadReq_mshr_hits::total 37480 # number of ReadReq MSHR hits
+system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.inst 2444705781 # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2444705781 # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.inst 0.027957 # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.027957 # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_mshr_misses::cpu1.inst 205795 # number of ReadReq MSHR misses
+system.cpu1.dcache.ReadReq_mshr_misses::total 205795 # number of ReadReq MSHR misses
+system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.inst 11991518750 # number of ReadReq MSHR uncacheable cycles
+system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 11991518750 # number of ReadReq MSHR uncacheable cycles
+system.cpu1.dcache.StoreCondReq_accesses::cpu1.inst 89217 # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::total 89217 # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.inst 5027.484214 # average StoreCondReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 5027.484214 # average StoreCondReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.inst 3027.420473 # average StoreCondReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 3027.420473 # average StoreCondReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_hits::cpu1.inst 79145 # number of StoreCondReq hits
+system.cpu1.dcache.StoreCondReq_hits::total 79145 # number of StoreCondReq hits
+system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.inst 50636821 # number of StoreCondReq miss cycles
+system.cpu1.dcache.StoreCondReq_miss_latency::total 50636821 # number of StoreCondReq miss cycles
+system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.inst 0.112893 # miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::total 0.112893 # miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_misses::cpu1.inst 10072 # number of StoreCondReq misses
+system.cpu1.dcache.StoreCondReq_misses::total 10072 # number of StoreCondReq misses
+system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.inst 30492179 # number of StoreCondReq MSHR miss cycles
+system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 30492179 # number of StoreCondReq MSHR miss cycles
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.inst 0.112893 # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.112893 # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.inst 10072 # number of StoreCondReq MSHR misses
+system.cpu1.dcache.StoreCondReq_mshr_misses::total 10072 # number of StoreCondReq MSHR misses
+system.cpu1.dcache.WriteReq_accesses::cpu1.inst 4649691 # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::total 4649691 # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.inst 38966.175425 # average WriteReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::total 38966.175425 # average WriteReq miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.inst 32823.531262 # average WriteReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32823.531262 # average WriteReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average WriteReq mshr uncacheable latency
+system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
+system.cpu1.dcache.WriteReq_hits::cpu1.inst 4425658 # number of WriteReq hits
+system.cpu1.dcache.WriteReq_hits::total 4425658 # number of WriteReq hits
+system.cpu1.dcache.WriteReq_miss_latency::cpu1.inst 8729709179 # number of WriteReq miss cycles
+system.cpu1.dcache.WriteReq_miss_latency::total 8729709179 # number of WriteReq miss cycles
+system.cpu1.dcache.WriteReq_miss_rate::cpu1.inst 0.048182 # miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::total 0.048182 # miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_misses::cpu1.inst 224033 # number of WriteReq misses
+system.cpu1.dcache.WriteReq_misses::total 224033 # number of WriteReq misses
+system.cpu1.dcache.WriteReq_mshr_hits::cpu1.inst 98146 # number of WriteReq MSHR hits
+system.cpu1.dcache.WriteReq_mshr_hits::total 98146 # number of WriteReq MSHR hits
+system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.inst 4132055880 # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_latency::total 4132055880 # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.inst 0.027074 # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.027074 # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_mshr_misses::cpu1.inst 125887 # number of WriteReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_misses::total 125887 # number of WriteReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.inst 24672578609 # number of WriteReq MSHR uncacheable cycles
+system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 24672578609 # number of WriteReq MSHR uncacheable cycles
+system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu1.dcache.cache_copies 0 # number of cache copies performed
+system.cpu1.dcache.demand_accesses::cpu1.inst 12010728 # number of demand (read+write) accesses
+system.cpu1.dcache.demand_accesses::total 12010728 # number of demand (read+write) accesses
+system.cpu1.dcache.demand_avg_miss_latency::cpu1.inst 26483.357676 # average overall miss latency
+system.cpu1.dcache.demand_avg_miss_latency::total 26483.357676 # average overall miss latency
+system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.inst 19828.515449 # average overall mshr miss latency
+system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19828.515449 # average overall mshr miss latency
+system.cpu1.dcache.demand_hits::cpu1.inst 11543420 # number of demand (read+write) hits
+system.cpu1.dcache.demand_hits::total 11543420 # number of demand (read+write) hits
+system.cpu1.dcache.demand_miss_latency::cpu1.inst 12375884909 # number of demand (read+write) miss cycles
+system.cpu1.dcache.demand_miss_latency::total 12375884909 # number of demand (read+write) miss cycles
+system.cpu1.dcache.demand_miss_rate::cpu1.inst 0.038908 # miss rate for demand accesses
+system.cpu1.dcache.demand_miss_rate::total 0.038908 # miss rate for demand accesses
+system.cpu1.dcache.demand_misses::cpu1.inst 467308 # number of demand (read+write) misses
+system.cpu1.dcache.demand_misses::total 467308 # number of demand (read+write) misses
+system.cpu1.dcache.demand_mshr_hits::cpu1.inst 135626 # number of demand (read+write) MSHR hits
+system.cpu1.dcache.demand_mshr_hits::total 135626 # number of demand (read+write) MSHR hits
+system.cpu1.dcache.demand_mshr_miss_latency::cpu1.inst 6576761661 # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_latency::total 6576761661 # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_rate::cpu1.inst 0.027615 # mshr miss rate for demand accesses
+system.cpu1.dcache.demand_mshr_miss_rate::total 0.027615 # mshr miss rate for demand accesses
+system.cpu1.dcache.demand_mshr_misses::cpu1.inst 331682 # number of demand (read+write) MSHR misses
+system.cpu1.dcache.demand_mshr_misses::total 331682 # number of demand (read+write) MSHR misses
+system.cpu1.dcache.fast_writes 0 # number of fast writes performed
+system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu1.dcache.overall_accesses::cpu1.inst 12010728 # number of overall (read+write) accesses
+system.cpu1.dcache.overall_accesses::total 12010728 # number of overall (read+write) accesses
+system.cpu1.dcache.overall_avg_miss_latency::cpu1.inst 26483.357676 # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::total 26483.357676 # average overall miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.inst 19828.515449 # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19828.515449 # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.cpu1.dcache.overall_hits::cpu1.inst 11543420 # number of overall hits
+system.cpu1.dcache.overall_hits::total 11543420 # number of overall hits
+system.cpu1.dcache.overall_miss_latency::cpu1.inst 12375884909 # number of overall miss cycles
+system.cpu1.dcache.overall_miss_latency::total 12375884909 # number of overall miss cycles
+system.cpu1.dcache.overall_miss_rate::cpu1.inst 0.038908 # miss rate for overall accesses
+system.cpu1.dcache.overall_miss_rate::total 0.038908 # miss rate for overall accesses
+system.cpu1.dcache.overall_misses::cpu1.inst 467308 # number of overall misses
+system.cpu1.dcache.overall_misses::total 467308 # number of overall misses
+system.cpu1.dcache.overall_mshr_hits::cpu1.inst 135626 # number of overall MSHR hits
+system.cpu1.dcache.overall_mshr_hits::total 135626 # number of overall MSHR hits
+system.cpu1.dcache.overall_mshr_miss_latency::cpu1.inst 6576761661 # number of overall MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_latency::total 6576761661 # number of overall MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_rate::cpu1.inst 0.027615 # mshr miss rate for overall accesses
+system.cpu1.dcache.overall_mshr_miss_rate::total 0.027615 # mshr miss rate for overall accesses
+system.cpu1.dcache.overall_mshr_misses::cpu1.inst 331682 # number of overall MSHR misses
+system.cpu1.dcache.overall_mshr_misses::total 331682 # number of overall MSHR misses
+system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.inst 36664097359 # number of overall MSHR uncacheable cycles
+system.cpu1.dcache.overall_mshr_uncacheable_latency::total 36664097359 # number of overall MSHR uncacheable cycles
+system.cpu1.dcache.tags.age_task_id_blocks_1024::0 112 # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::1 352 # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::2 46 # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id
+system.cpu1.dcache.tags.avg_refs 38.928946 # Average number of references to valid blocks.
+system.cpu1.dcache.tags.data_accesses 49080911 # Number of data accesses
+system.cpu1.dcache.tags.occ_blocks::cpu1.inst 448.678844 # Average occupied blocks per requestor
+system.cpu1.dcache.tags.occ_percent::cpu1.inst 0.876326 # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_percent::total 0.876326 # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu1.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu1.dcache.tags.replacements 300905 # number of replacements
+system.cpu1.dcache.tags.sampled_refs 301417 # Sample count of references to valid blocks.
+system.cpu1.dcache.tags.tag_accesses 49080911 # Number of tag accesses
+system.cpu1.dcache.tags.tagsinuse 448.678844 # Cycle average of tags in use
+system.cpu1.dcache.tags.total_refs 11733846 # Total number of references to valid blocks.
+system.cpu1.dcache.tags.warmup_cycle 76695286250 # Cycle when the warmup percentage was hit.
+system.cpu1.dcache.writebacks::writebacks 270884 # number of writebacks
+system.cpu1.dcache.writebacks::total 270884 # number of writebacks
+system.cpu1.discardedOps 1803588 # Number of ops (including micro ops) which were discarded before commit
+system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu1.dtb.accesses 13158810 # DTB accesses
+system.cpu1.dtb.align_faults 2430 # Number of TLB faults due to alignment restrictions
+system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu1.dtb.flush_entries 1717 # Number of entries that have been flushed from TLB
+system.cpu1.dtb.flush_tlb 4 # Number of times complete TLB was flushed
+system.cpu1.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
+system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu1.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
+system.cpu1.dtb.hits 13135953 # DTB hits
+system.cpu1.dtb.inst_accesses 0 # ITB inst accesses
+system.cpu1.dtb.inst_hits 0 # ITB inst hits
+system.cpu1.dtb.inst_misses 0 # ITB inst misses
+system.cpu1.dtb.misses 22857 # DTB misses
+system.cpu1.dtb.perms_faults 233 # Number of TLB faults due to permissions restrictions
+system.cpu1.dtb.prefetch_faults 234 # Number of TLB faults due to prefetch
+system.cpu1.dtb.read_accesses 7605254 # DTB read accesses
+system.cpu1.dtb.read_hits 7584952 # DTB read hits
+system.cpu1.dtb.read_misses 20302 # DTB read misses
+system.cpu1.dtb.write_accesses 5553556 # DTB write accesses
+system.cpu1.dtb.write_hits 5551001 # DTB write hits
+system.cpu1.dtb.write_misses 2555 # DTB write misses
+system.cpu1.icache.ReadReq_accesses::cpu1.inst 11366597 # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.ReadReq_accesses::total 11366597 # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13387.195767 # average ReadReq miss latency
+system.cpu1.icache.ReadReq_avg_miss_latency::total 13387.195767 # average ReadReq miss latency
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11384.787952 # average ReadReq mshr miss latency
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11384.787952 # average ReadReq mshr miss latency
+system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
+system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.cpu1.icache.ReadReq_hits::cpu1.inst 10566141 # number of ReadReq hits
+system.cpu1.icache.ReadReq_hits::total 10566141 # number of ReadReq hits
+system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 10715861175 # number of ReadReq miss cycles
+system.cpu1.icache.ReadReq_miss_latency::total 10715861175 # number of ReadReq miss cycles
+system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.070422 # miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_miss_rate::total 0.070422 # miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_misses::cpu1.inst 800456 # number of ReadReq misses
+system.cpu1.icache.ReadReq_misses::total 800456 # number of ReadReq misses
+system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 9113021825 # number of ReadReq MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_miss_latency::total 9113021825 # number of ReadReq MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.070422 # mshr miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.070422 # mshr miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 800456 # number of ReadReq MSHR misses
+system.cpu1.icache.ReadReq_mshr_misses::total 800456 # number of ReadReq MSHR misses
+system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 5643750 # number of ReadReq MSHR uncacheable cycles
+system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 5643750 # number of ReadReq MSHR uncacheable cycles
+system.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu1.icache.cache_copies 0 # number of cache copies performed
+system.cpu1.icache.demand_accesses::cpu1.inst 11366597 # number of demand (read+write) accesses
+system.cpu1.icache.demand_accesses::total 11366597 # number of demand (read+write) accesses
+system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13387.195767 # average overall miss latency
+system.cpu1.icache.demand_avg_miss_latency::total 13387.195767 # average overall miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11384.787952 # average overall mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::total 11384.787952 # average overall mshr miss latency
+system.cpu1.icache.demand_hits::cpu1.inst 10566141 # number of demand (read+write) hits
+system.cpu1.icache.demand_hits::total 10566141 # number of demand (read+write) hits
+system.cpu1.icache.demand_miss_latency::cpu1.inst 10715861175 # number of demand (read+write) miss cycles
+system.cpu1.icache.demand_miss_latency::total 10715861175 # number of demand (read+write) miss cycles
+system.cpu1.icache.demand_miss_rate::cpu1.inst 0.070422 # miss rate for demand accesses
+system.cpu1.icache.demand_miss_rate::total 0.070422 # miss rate for demand accesses
+system.cpu1.icache.demand_misses::cpu1.inst 800456 # number of demand (read+write) misses
+system.cpu1.icache.demand_misses::total 800456 # number of demand (read+write) misses
+system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 9113021825 # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_latency::total 9113021825 # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.070422 # mshr miss rate for demand accesses
+system.cpu1.icache.demand_mshr_miss_rate::total 0.070422 # mshr miss rate for demand accesses
+system.cpu1.icache.demand_mshr_misses::cpu1.inst 800456 # number of demand (read+write) MSHR misses
+system.cpu1.icache.demand_mshr_misses::total 800456 # number of demand (read+write) MSHR misses
+system.cpu1.icache.fast_writes 0 # number of fast writes performed
+system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu1.icache.overall_accesses::cpu1.inst 11366597 # number of overall (read+write) accesses
+system.cpu1.icache.overall_accesses::total 11366597 # number of overall (read+write) accesses
+system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13387.195767 # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::total 13387.195767 # average overall miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11384.787952 # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::total 11384.787952 # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
+system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.cpu1.icache.overall_hits::cpu1.inst 10566141 # number of overall hits
+system.cpu1.icache.overall_hits::total 10566141 # number of overall hits
+system.cpu1.icache.overall_miss_latency::cpu1.inst 10715861175 # number of overall miss cycles
+system.cpu1.icache.overall_miss_latency::total 10715861175 # number of overall miss cycles
+system.cpu1.icache.overall_miss_rate::cpu1.inst 0.070422 # miss rate for overall accesses
+system.cpu1.icache.overall_miss_rate::total 0.070422 # miss rate for overall accesses
+system.cpu1.icache.overall_misses::cpu1.inst 800456 # number of overall misses
+system.cpu1.icache.overall_misses::total 800456 # number of overall misses
+system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 9113021825 # number of overall MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_latency::total 9113021825 # number of overall MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.070422 # mshr miss rate for overall accesses
+system.cpu1.icache.overall_mshr_miss_rate::total 0.070422 # mshr miss rate for overall accesses
+system.cpu1.icache.overall_mshr_misses::cpu1.inst 800456 # number of overall MSHR misses
+system.cpu1.icache.overall_mshr_misses::total 800456 # number of overall MSHR misses
+system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 5643750 # number of overall MSHR uncacheable cycles
+system.cpu1.icache.overall_mshr_uncacheable_latency::total 5643750 # number of overall MSHR uncacheable cycles
+system.cpu1.icache.tags.age_task_id_blocks_1024::0 114 # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::1 197 # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::2 194 # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::3 7 # Occupied blocks per task id
+system.cpu1.icache.tags.avg_refs 13.200169 # Average number of references to valid blocks.
+system.cpu1.icache.tags.data_accesses 12167052 # Number of data accesses
+system.cpu1.icache.tags.occ_blocks::cpu1.inst 480.617049 # Average occupied blocks per requestor
+system.cpu1.icache.tags.occ_percent::cpu1.inst 0.938705 # Average percentage of cache occupancy
+system.cpu1.icache.tags.occ_percent::total 0.938705 # Average percentage of cache occupancy
+system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu1.icache.tags.replacements 799943 # number of replacements
+system.cpu1.icache.tags.sampled_refs 800455 # Sample count of references to valid blocks.
+system.cpu1.icache.tags.tag_accesses 12167052 # Number of tag accesses
+system.cpu1.icache.tags.tagsinuse 480.617049 # Cycle average of tags in use
+system.cpu1.icache.tags.total_refs 10566141 # Total number of references to valid blocks.
+system.cpu1.icache.tags.warmup_cycle 82057257250 # Cycle when the warmup percentage was hit.
+system.cpu1.idleCycles 29483115 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu1.ipc 0.213717 # IPC: instructions per cycle
+system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu1.itb.accesses 11372965 # DTB accesses
+system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu1.itb.flush_entries 1189 # Number of entries that have been flushed from TLB
+system.cpu1.itb.flush_tlb 4 # Number of times complete TLB was flushed
+system.cpu1.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
+system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu1.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
+system.cpu1.itb.hits 11368674 # DTB hits
+system.cpu1.itb.inst_accesses 11372965 # ITB inst accesses
+system.cpu1.itb.inst_hits 11368674 # ITB inst hits
+system.cpu1.itb.inst_misses 4291 # ITB inst misses
+system.cpu1.itb.misses 4291 # DTB misses
+system.cpu1.itb.perms_faults 1912 # Number of TLB faults due to permissions restrictions
+system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu1.itb.read_accesses 0 # DTB read accesses
+system.cpu1.itb.read_hits 0 # DTB read hits
+system.cpu1.itb.read_misses 0 # DTB read misses
+system.cpu1.itb.write_accesses 0 # DTB write accesses
+system.cpu1.itb.write_hits 0 # DTB write hits
+system.cpu1.itb.write_misses 0 # DTB write misses
+system.cpu1.kern.inst.arm 0 # number of arm instructions executed
+system.cpu1.kern.inst.quiesce 40529 # number of quiesce instructions executed
+system.cpu1.numCycles 149616439 # number of cpu cycles simulated
+system.cpu1.numFetchSuspends 40001 # Number of times Execute suspended instruction fetching
+system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu1.quiesceCycles 2144894120 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu1.tickCycles 120133324 # Number of cycles that the CPU actually ticked
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.iobus.data_through_bus 52721660 # Total data (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 30566 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 8050 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 34 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 732 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio 36 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio 124 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 498 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.cf_ctrl.pio 2342380 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.dmac_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.smc_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 20 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.gpio0_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.gpio1_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.gpio2_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ssp_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.sci_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::total 2382664 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.clcd.dma::system.iocache.cpu_side 12582912 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.clcd.dma::total 12582912 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count::total 14965576 # Packet count per connected master and slave (bytes)
+system.iobus.reqLayer0.occupancy 21429000 # Layer occupancy (ticks)
+system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer1.occupancy 4031000 # Layer occupancy (ticks)
+system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer11.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer11.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer12.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer12.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer14.occupancy 11000 # Layer occupancy (ticks)
+system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer16.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer18.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer19.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer2.occupancy 34000 # Layer occupancy (ticks)
+system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer20.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer20.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer21.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer21.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer22.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer23.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer25.occupancy 6291456000 # Layer occupancy (ticks)
+system.iobus.reqLayer25.utilization 0.5 # Layer utilization (%)
+system.iobus.reqLayer3.occupancy 372000 # Layer occupancy (ticks)
+system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer4.occupancy 27000 # Layer occupancy (ticks)
+system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer5.occupancy 74000 # Layer occupancy (ticks)
+system.iobus.reqLayer5.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer6.occupancy 299000 # Layer occupancy (ticks)
+system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer7.occupancy 1172909000 # Layer occupancy (ticks)
+system.iobus.reqLayer7.utilization 0.1 # Layer utilization (%)
+system.iobus.reqLayer9.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%)
+system.iobus.respLayer0.occupancy 2374698000 # Layer occupancy (ticks)
+system.iobus.respLayer0.utilization 0.2 # Layer utilization (%)
+system.iobus.respLayer1.occupancy 15868889251 # Layer occupancy (ticks)
+system.iobus.respLayer1.utilization 1.4 # Layer utilization (%)
+system.iobus.throughput 45973431 # Throughput (bytes/s)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart.pio 40335 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 16100 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer0.pio 68 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer1.pio 1464 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.clcd.pio 72 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi0.pio 86 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi1.pio 273 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.cf_ctrl.pio 2331126 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.dmac_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.smc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.sp810_fake.pio 40 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio0_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.ssp_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.sci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::total 2390012 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.realview.clcd.dma::system.iocache.cpu_side 50331648 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.realview.clcd.dma::total 50331648 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size::total 52721660 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.trans_dist::ReadReq 7474822 # Transaction distribution
+system.iobus.trans_dist::ReadResp 7474822 # Transaction distribution
+system.iobus.trans_dist::WriteReq 7966 # Transaction distribution
+system.iobus.trans_dist::WriteResp 7966 # Transaction distribution
+system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency
+system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 722546651251 # number of ReadReq MSHR uncacheable cycles
+system.iocache.ReadReq_mshr_uncacheable_latency::total 722546651251 # number of ReadReq MSHR uncacheable cycles
+system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.iocache.blocked::no_targets 0 # number of cycles access was blocked
+system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.iocache.cache_copies 0 # number of cache copies performed
+system.iocache.fast_writes 0 # number of fast writes performed
+system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency
+system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.iocache.overall_mshr_uncacheable_latency::realview.clcd 722546651251 # number of overall MSHR uncacheable cycles
+system.iocache.overall_mshr_uncacheable_latency::total 722546651251 # number of overall MSHR uncacheable cycles
+system.iocache.tags.avg_refs nan # Average number of references to valid blocks.
+system.iocache.tags.data_accesses 0 # Number of data accesses
+system.iocache.tags.replacements 0 # number of replacements
+system.iocache.tags.sampled_refs 0 # Sample count of references to valid blocks.
+system.iocache.tags.tag_accesses 0 # Number of tag accesses
+system.iocache.tags.tagsinuse 0 # Cycle average of tags in use
+system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
+system.iocache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.l2c.ReadExReq_accesses::cpu0.inst 151088 # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.inst 98363 # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total 249451 # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_avg_miss_latency::cpu0.inst 68340.802831 # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu1.inst 70836.135654 # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 69186.818320 # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.inst 55784.041664 # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.inst 58278.521386 # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 56629.767918 # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_hits::cpu0.inst 58609 # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.inst 50926 # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total 109535 # number of ReadExReq hits
+system.l2c.ReadExReq_miss_latency::cpu0.inst 6320089105 # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu1.inst 3360253767 # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::total 9680342872 # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_rate::cpu0.inst 0.612087 # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.inst 0.482265 # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total 0.560896 # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_misses::cpu0.inst 92479 # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.inst 47437 # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total 139916 # number of ReadExReq misses
+system.l2c.ReadExReq_mshr_miss_latency::cpu0.inst 5158852389 # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu1.inst 2764558219 # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::total 7923410608 # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_rate::cpu0.inst 0.612087 # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu1.inst 0.482265 # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total 0.560896 # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_misses::cpu0.inst 92479 # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu1.inst 47437 # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::total 139916 # number of ReadExReq MSHR misses
+system.l2c.ReadReq_accesses::cpu0.dtb.walker 28623 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.itb.walker 6686 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.inst 972984 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.dtb.walker 26977 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.itb.walker 5385 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.inst 980230 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::total 2020885 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 75197.368421 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 74750 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu0.inst 70701.604050 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 88575 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu1.inst 75547.349058 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::total 72536.539775 # average ReadReq miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 62802.631579 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 62500 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 58187.997185 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 76175 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 63048.000202 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::total 60029.934536 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_hits::cpu0.dtb.walker 28604 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.itb.walker 6684 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.inst 956588 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.dtb.walker 26967 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.itb.walker 5385 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.inst 970309 # number of ReadReq hits
+system.l2c.ReadReq_hits::total 1994537 # number of ReadReq hits
+system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 1428750 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu0.itb.walker 149500 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu0.inst 1159223500 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 885750 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu1.inst 749505250 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::total 1911192750 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000664 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000299 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.inst 0.016851 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000371 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.inst 0.010121 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::total 0.013038 # miss rate for ReadReq accesses
+system.l2c.ReadReq_misses::cpu0.dtb.walker 19 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.inst 16396 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.dtb.walker 10 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.inst 9921 # number of ReadReq misses
+system.l2c.ReadReq_misses::total 26348 # number of ReadReq misses
+system.l2c.ReadReq_mshr_hits::cpu0.inst 54 # number of ReadReq MSHR hits
+system.l2c.ReadReq_mshr_hits::cpu1.inst 20 # number of ReadReq MSHR hits
+system.l2c.ReadReq_mshr_hits::total 74 # number of ReadReq MSHR hits
+system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 1193250 # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 125000 # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 950908250 # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 761750 # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 624238250 # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::total 1577226500 # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000664 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000299 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.016796 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000371 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.010101 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::total 0.013001 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 19 # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 2 # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu0.inst 16342 # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 10 # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu1.inst 9901 # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::total 26274 # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 156403460492 # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 10977229000 # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::total 167380689492 # number of ReadReq MSHR uncacheable cycles
+system.l2c.SCUpgradeReq_accesses::cpu0.inst 889 # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu1.inst 428 # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::total 1317 # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.inst 821.973412 # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.inst 6364.211838 # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::total 2604.597194 # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.inst 10035.706056 # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.inst 10002.557632 # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10025.044088 # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_hits::cpu0.inst 212 # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu1.inst 107 # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::total 319 # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_miss_latency::cpu0.inst 556476 # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu1.inst 2042912 # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::total 2599388 # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_rate::cpu0.inst 0.761530 # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu1.inst 0.750000 # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total 0.757783 # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_misses::cpu0.inst 677 # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu1.inst 321 # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::total 998 # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.inst 6794173 # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.inst 3210821 # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::total 10004994 # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.inst 0.761530 # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.inst 0.750000 # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.757783 # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_misses::cpu0.inst 677 # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu1.inst 321 # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::total 998 # number of SCUpgradeReq MSHR misses
+system.l2c.UpgradeReq_accesses::cpu0.inst 5825 # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.inst 5183 # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total 11008 # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_avg_miss_latency::cpu0.inst 1631.426752 # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu1.inst 3342.816847 # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total 2419.591886 # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.inst 10026.163345 # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.inst 10005.691697 # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10016.735314 # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_hits::cpu0.inst 958 # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.inst 1028 # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total 1986 # number of UpgradeReq hits
+system.l2c.UpgradeReq_miss_latency::cpu0.inst 7940154 # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu1.inst 13889404 # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::total 21829558 # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_rate::cpu0.inst 0.835536 # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.inst 0.801659 # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total 0.819586 # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_misses::cpu0.inst 4867 # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.inst 4155 # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total 9022 # number of UpgradeReq misses
+system.l2c.UpgradeReq_mshr_miss_latency::cpu0.inst 48797337 # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu1.inst 41573649 # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::total 90370986 # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_rate::cpu0.inst 0.835536 # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu1.inst 0.801659 # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total 0.819586 # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_misses::cpu0.inst 4867 # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu1.inst 4155 # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::total 9022 # number of UpgradeReq MSHR misses
+system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average WriteReq mshr uncacheable latency
+system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average WriteReq mshr uncacheable latency
+system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
+system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.inst 1364457493 # number of WriteReq MSHR uncacheable cycles
+system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.inst 15414956890 # number of WriteReq MSHR uncacheable cycles
+system.l2c.WriteReq_mshr_uncacheable_latency::total 16779414383 # number of WriteReq MSHR uncacheable cycles
+system.l2c.Writeback_accesses::writebacks 577052 # number of Writeback accesses(hits+misses)
+system.l2c.Writeback_accesses::total 577052 # number of Writeback accesses(hits+misses)
+system.l2c.Writeback_hits::writebacks 577052 # number of Writeback hits
+system.l2c.Writeback_hits::total 577052 # number of Writeback hits
+system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
+system.l2c.blocked::no_targets 0 # number of cycles access was blocked
+system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.l2c.cache_copies 0 # number of cache copies performed
+system.l2c.demand_accesses::cpu0.dtb.walker 28623 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker 6686 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst 1124072 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker 26977 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker 5385 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst 1078593 # number of demand (read+write) accesses
+system.l2c.demand_accesses::total 2270336 # number of demand (read+write) accesses
+system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 75197.368421 # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.itb.walker 74750 # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.inst 68696.327026 # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 88575 # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.inst 71651.016720 # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 69717.651578 # average overall miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 62802.631579 # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 62500 # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 56145.051406 # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 76175 # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 59102.104521 # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 57167.321187 # average overall mshr miss latency
+system.l2c.demand_hits::cpu0.dtb.walker 28604 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker 6684 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst 1015197 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker 26967 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker 5385 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst 1021235 # number of demand (read+write) hits
+system.l2c.demand_hits::total 2104072 # number of demand (read+write) hits
+system.l2c.demand_miss_latency::cpu0.dtb.walker 1428750 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.itb.walker 149500 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.inst 7479312605 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.dtb.walker 885750 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.inst 4109759017 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::total 11591535622 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000664 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker 0.000299 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst 0.096858 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000371 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst 0.053179 # miss rate for demand accesses
+system.l2c.demand_miss_rate::total 0.073233 # miss rate for demand accesses
+system.l2c.demand_misses::cpu0.dtb.walker 19 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.inst 108875 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.dtb.walker 10 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst 57358 # number of demand (read+write) misses
+system.l2c.demand_misses::total 166264 # number of demand (read+write) misses
+system.l2c.demand_mshr_hits::cpu0.inst 54 # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu1.inst 20 # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::total 74 # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 1193250 # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 125000 # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.inst 6109760639 # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 761750 # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.inst 3388796469 # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::total 9500637108 # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000664 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000299 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.inst 0.096810 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000371 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.inst 0.053160 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total 0.073201 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_misses::cpu0.dtb.walker 19 # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.itb.walker 2 # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.inst 108821 # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.dtb.walker 10 # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.inst 57338 # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::total 166190 # number of demand (read+write) MSHR misses
+system.l2c.fast_writes 0 # number of fast writes performed
+system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
+system.l2c.overall_accesses::cpu0.dtb.walker 28623 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker 6686 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst 1124072 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker 26977 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker 5385 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst 1078593 # number of overall (read+write) accesses
+system.l2c.overall_accesses::total 2270336 # number of overall (read+write) accesses
+system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 75197.368421 # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.itb.walker 74750 # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.inst 68696.327026 # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 88575 # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.inst 71651.016720 # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 69717.651578 # average overall miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 62802.631579 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 62500 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 56145.051406 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 76175 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 59102.104521 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 57167.321187 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.l2c.overall_hits::cpu0.dtb.walker 28604 # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker 6684 # number of overall hits
+system.l2c.overall_hits::cpu0.inst 1015197 # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker 26967 # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker 5385 # number of overall hits
+system.l2c.overall_hits::cpu1.inst 1021235 # number of overall hits
+system.l2c.overall_hits::total 2104072 # number of overall hits
+system.l2c.overall_miss_latency::cpu0.dtb.walker 1428750 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.itb.walker 149500 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.inst 7479312605 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.dtb.walker 885750 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.inst 4109759017 # number of overall miss cycles
+system.l2c.overall_miss_latency::total 11591535622 # number of overall miss cycles
+system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000664 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker 0.000299 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst 0.096858 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000371 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst 0.053179 # miss rate for overall accesses
+system.l2c.overall_miss_rate::total 0.073233 # miss rate for overall accesses
+system.l2c.overall_misses::cpu0.dtb.walker 19 # number of overall misses
+system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses
+system.l2c.overall_misses::cpu0.inst 108875 # number of overall misses
+system.l2c.overall_misses::cpu1.dtb.walker 10 # number of overall misses
+system.l2c.overall_misses::cpu1.inst 57358 # number of overall misses
+system.l2c.overall_misses::total 166264 # number of overall misses
+system.l2c.overall_mshr_hits::cpu0.inst 54 # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu1.inst 20 # number of overall MSHR hits
+system.l2c.overall_mshr_hits::total 74 # number of overall MSHR hits
+system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 1193250 # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 125000 # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.inst 6109760639 # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 761750 # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.inst 3388796469 # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::total 9500637108 # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000664 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000299 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.inst 0.096810 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000371 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.inst 0.053160 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total 0.073201 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_misses::cpu0.dtb.walker 19 # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.itb.walker 2 # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.inst 108821 # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.dtb.walker 10 # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.inst 57338 # number of overall MSHR misses
+system.l2c.overall_mshr_misses::total 166190 # number of overall MSHR misses
+system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 157767917985 # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 26392185890 # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::total 184160103875 # number of overall MSHR uncacheable cycles
+system.l2c.tags.age_task_id_blocks_1023::4 8 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0 32 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1 72 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2 2318 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3 8665 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4 54076 # Occupied blocks per task id
+system.l2c.tags.avg_refs 17.496486 # Average number of references to valid blocks.
+system.l2c.tags.data_accesses 23293968 # Number of data accesses
+system.l2c.tags.occ_blocks::writebacks 38836.595678 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.dtb.walker 12.172943 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.itb.walker 0.001299 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst 8927.165185 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.dtb.walker 8.671671 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst 6116.054658 # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks 0.592599 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.dtb.walker 0.000186 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.inst 0.136218 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000132 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst 0.093324 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total 0.822459 # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1023 8 # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1024 65163 # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1023 0.000122 # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1024 0.994308 # Percentage of cache occupancy per task id
+system.l2c.tags.replacements 73691 # number of replacements
+system.l2c.tags.sampled_refs 138862 # Sample count of references to valid blocks.
+system.l2c.tags.tag_accesses 23293968 # Number of tag accesses
+system.l2c.tags.tagsinuse 53900.661434 # Cycle average of tags in use
+system.l2c.tags.total_refs 2429597 # Total number of references to valid blocks.
+system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.l2c.writebacks::writebacks 67203 # number of writebacks
+system.l2c.writebacks::total 67203 # number of writebacks
+system.membus.data_through_bus 70713692 # Total data (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 2382664 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 22 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 11296 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.a9scu.pio 4 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.local_cpu_timer.pio 874 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1977013 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total 4371873 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 12582912 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total 12582912 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 16954785 # Packet count per connected master and slave (bytes)
+system.membus.reqLayer0.occupancy 1725804499 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 0.2 # Layer utilization (%)
+system.membus.reqLayer1.occupancy 16500 # Layer occupancy (ticks)
+system.membus.reqLayer1.utilization 0.0 # Layer utilization (%)
+system.membus.reqLayer2.occupancy 10159500 # Layer occupancy (ticks)
+system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
+system.membus.reqLayer4.occupancy 3000 # Layer occupancy (ticks)
+system.membus.reqLayer4.utilization 0.0 # Layer utilization (%)
+system.membus.reqLayer5.occupancy 707500 # Layer occupancy (ticks)
+system.membus.reqLayer5.utilization 0.0 # Layer utilization (%)
+system.membus.reqLayer6.occupancy 8809576499 # Layer occupancy (ticks)
+system.membus.reqLayer6.utilization 0.8 # Layer utilization (%)
+system.membus.respLayer1.occupancy 4910157489 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 0.4 # Layer utilization (%)
+system.membus.respLayer2.occupancy 15563933749 # Layer occupancy (ticks)
+system.membus.respLayer2.utilization 1.4 # Layer utilization (%)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.membus.throughput 61662532 # Throughput (bytes/s)
+system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 2390012 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.nvmem.port 704 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.gic.pio 22592 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.a9scu.pio 8 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.local_cpu_timer.pio 1748 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 17966980 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.l2c.mem_side::total 20382044 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 50331648 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.iocache.mem_side::total 50331648 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 70713692 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadReq 7506677 # Transaction distribution
+system.membus.trans_dist::ReadResp 7506677 # Transaction distribution
+system.membus.trans_dist::WriteReq 767829 # Transaction distribution
+system.membus.trans_dist::WriteResp 767829 # Transaction distribution
+system.membus.trans_dist::Writeback 67203 # Transaction distribution
+system.membus.trans_dist::UpgradeReq 33449 # Transaction distribution
+system.membus.trans_dist::SCUpgradeReq 17313 # Transaction distribution
+system.membus.trans_dist::UpgradeResp 12389 # Transaction distribution
+system.membus.trans_dist::ReadExReq 137872 # Transaction distribution
+system.membus.trans_dist::ReadExResp 137547 # Transaction distribution
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgGap 157485.55 # Average gap between requests
+system.physmem.avgMemAccLat 44404.73 # Average memory access latency per DRAM burst
+system.physmem.avgQLat 25654.73 # Average queueing delay per DRAM burst
+system.physmem.avgRdBW 360.38 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgRdBWSys 53.17 # Average system read bandwidth in MiByte/s
+system.physmem.avgRdQLen 4.16 # Average read queue length when enqueuing
+system.physmem.avgWrBW 6.40 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgWrBWSys 6.39 # Average system write bandwidth in MiByte/s
+system.physmem.avgWrQLen 23.53 # Average write queue length when enqueuing
+system.physmem.busUtil 2.87 # Data bus utilization in percentage
+system.physmem.busUtilRead 2.82 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.05 # Data bus utilization in percentage for writes
+system.physmem.bw_inst_read::cpu0.inst 666071 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst 241370 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 907441 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::realview.clcd 43889334 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.dtb.walker 1060 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.itb.walker 112 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst 6125781 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.dtb.walker 558 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst 3149416 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 53166261 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 3750477 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.clcd 43889334 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.dtb.walker 1060 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.itb.walker 112 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst 6140605 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.dtb.walker 558 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst 5774444 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 59556590 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_write::writebacks 3750477 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu0.inst 14824 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu1.inst 2625028 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 6390329 # Write bandwidth from this memory (bytes/s)
+system.physmem.bytesPerActivate::samples 461405 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 911.601183 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 779.379075 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 292.108282 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 24920 5.40% 5.40% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 21689 4.70% 10.10% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 5921 1.28% 11.38% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 2595 0.56% 11.95% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 2392 0.52% 12.47% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 1620 0.35% 12.82% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 3961 0.86% 13.68% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 945 0.20% 13.88% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 397362 86.12% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 461405 # Bytes accessed per row activation
+system.physmem.bytesReadDRAM 413277056 # Total number of bytes read from DRAM
+system.physmem.bytesReadSys 60970292 # Total read bytes from the system interface side
+system.physmem.bytesReadWrQ 21312 # Total number of bytes read from write queue
+system.physmem.bytesWritten 7340288 # Total number of bytes written to DRAM
+system.physmem.bytesWrittenSys 7328336 # Total written bytes from the system interface side
+system.physmem.bytes_inst_read::cpu0.inst 763840 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst 276800 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 1040640 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::realview.clcd 50331648 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.dtb.walker 1216 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst 7024956 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.dtb.walker 640 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst 3611704 # Number of bytes read from this memory
+system.physmem.bytes_read::total 60970292 # Number of bytes read from this memory
+system.physmem.bytes_written::writebacks 4300992 # Number of bytes written to this memory
+system.physmem.bytes_written::cpu0.inst 17000 # Number of bytes written to this memory
+system.physmem.bytes_written::cpu1.inst 3010344 # Number of bytes written to this memory
+system.physmem.bytes_written::total 7328336 # Number of bytes written to this memory
+system.physmem.memoryStateTime::IDLE 907580229250 # Time in different power states
+system.physmem.memoryStateTime::REF 38293580000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 200908709500 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.mergedWrBursts 709322 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 12389 # Number of requests that are neither read nor write
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
+system.physmem.num_reads::realview.clcd 6291456 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.dtb.walker 19 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst 109839 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.dtb.walker 10 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst 56461 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 6457787 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 67203 # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu0.inst 4250 # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu1.inst 752586 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 824039 # Number of write requests responded to by this memory
+system.physmem.pageHitRate 92.98 # Row buffer hit rate, read and write combined
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.perBankRdBursts::0 403322 # Per bank write bursts
+system.physmem.perBankRdBursts::1 403674 # Per bank write bursts
+system.physmem.perBankRdBursts::2 403179 # Per bank write bursts
+system.physmem.perBankRdBursts::3 403456 # Per bank write bursts
+system.physmem.perBankRdBursts::4 406212 # Per bank write bursts
+system.physmem.perBankRdBursts::5 403697 # Per bank write bursts
+system.physmem.perBankRdBursts::6 403585 # Per bank write bursts
+system.physmem.perBankRdBursts::7 403309 # Per bank write bursts
+system.physmem.perBankRdBursts::8 403688 # Per bank write bursts
+system.physmem.perBankRdBursts::9 404195 # Per bank write bursts
+system.physmem.perBankRdBursts::10 403096 # Per bank write bursts
+system.physmem.perBankRdBursts::11 402549 # Per bank write bursts
+system.physmem.perBankRdBursts::12 403605 # Per bank write bursts
+system.physmem.perBankRdBursts::13 403586 # Per bank write bursts
+system.physmem.perBankRdBursts::14 403320 # Per bank write bursts
+system.physmem.perBankRdBursts::15 402981 # Per bank write bursts
+system.physmem.perBankWrBursts::0 7004 # Per bank write bursts
+system.physmem.perBankWrBursts::1 7414 # Per bank write bursts
+system.physmem.perBankWrBursts::2 6962 # Per bank write bursts
+system.physmem.perBankWrBursts::3 7076 # Per bank write bursts
+system.physmem.perBankWrBursts::4 7614 # Per bank write bursts
+system.physmem.perBankWrBursts::5 7289 # Per bank write bursts
+system.physmem.perBankWrBursts::6 7332 # Per bank write bursts
+system.physmem.perBankWrBursts::7 7122 # Per bank write bursts
+system.physmem.perBankWrBursts::8 7331 # Per bank write bursts
+system.physmem.perBankWrBursts::9 7785 # Per bank write bursts
+system.physmem.perBankWrBursts::10 6895 # Per bank write bursts
+system.physmem.perBankWrBursts::11 6483 # Per bank write bursts
+system.physmem.perBankWrBursts::12 7357 # Per bank write bursts
+system.physmem.perBankWrBursts::13 7159 # Per bank write bursts
+system.physmem.perBankWrBursts::14 7082 # Per bank write bursts
+system.physmem.perBankWrBursts::15 6787 # Per bank write bursts
+system.physmem.rdPerTurnAround::samples 6667 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean 968.567572 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev 25247.895153 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-65535 6659 99.88% 99.88% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::196608-262143 4 0.06% 99.94% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::589824-655359 1 0.01% 99.96% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::786432-851967 2 0.03% 99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::1.50733e+06-1.57286e+06 1 0.01% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total 6667 # Reads before turning the bus around for writes
+system.physmem.rdQLenPdf::0 559033 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 398819 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 399992 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 446086 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 404802 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 432883 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 1116979 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 1080646 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 1404200 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 57088 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 46892 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 43646 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 42022 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 8400 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 7955 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 7847 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 159 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 5 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.readBursts 6457787 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 109 # Read request sizes (log2)
+system.physmem.readPktSize::3 6291456 # Read request sizes (log2)
+system.physmem.readPktSize::4 0 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 166222 # Read request sizes (log2)
+system.physmem.readReqs 6457787 # Number of read requests accepted
+system.physmem.readRowHitRate 93.17 # Row buffer hit rate for reads
+system.physmem.readRowHits 6016258 # Number of row buffer hits during reads
+system.physmem.servicedByWrQ 333 # Number of DRAM read bursts serviced by the write queue
+system.physmem.totBusLat 32287270000 # Total ticks spent in databus transfers
+system.physmem.totGap 1146782404500 # Total gap between requests
+system.physmem.totMemAccLat 286741508250 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totQLat 165664245750 # Total ticks spent queuing
+system.physmem.wrPerTurnAround::samples 6667 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean 17.202940 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean 17.174263 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev 0.985830 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16 2664 39.96% 39.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::17 13 0.19% 40.15% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::18 3969 59.53% 99.69% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::19 17 0.25% 99.94% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20 3 0.04% 99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::22 1 0.01% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total 6667 # Writes before turning the bus around for reads
+system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 3989 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 4002 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 6598 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 6668 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 6674 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 6672 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 6675 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 6670 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 6675 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 6675 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 6676 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 6679 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 6681 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 6680 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 6671 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 6676 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 6673 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 6667 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
+system.physmem.writeBursts 824039 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 756836 # Write request sizes (log2)
+system.physmem.writePktSize::3 0 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 67203 # Write request sizes (log2)
+system.physmem.writeReqs 824039 # Number of write requests accepted
+system.physmem.writeRowHitRate 82.36 # Row buffer hit rate for writes
+system.physmem.writeRowHits 94483 # Number of row buffer hits during writes
+system.realview.nvmem.bw_inst_read::cpu0.inst 223 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::cpu1.inst 391 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::total 614 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::cpu0.inst 223 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::cpu1.inst 391 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::total 614 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu0.inst 223 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu1.inst 391 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::total 614 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bytes_inst_read::cpu0.inst 256 # Number of instructions bytes read from this memory
+system.realview.nvmem.bytes_inst_read::cpu1.inst 448 # Number of instructions bytes read from this memory
+system.realview.nvmem.bytes_inst_read::total 704 # Number of instructions bytes read from this memory
+system.realview.nvmem.bytes_read::cpu0.inst 256 # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::cpu1.inst 448 # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::total 704 # Number of bytes read from this memory
+system.realview.nvmem.num_reads::cpu0.inst 4 # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::cpu1.inst 7 # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::total 11 # Number of read requests responded to by this memory
+system.toL2Bus.data_through_bus 183769016 # Total data (bytes)
+system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1573579 # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 3284792 # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 16388 # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 66250 # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 1600218 # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 2575101 # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.l2c.cpu_side 13938 # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2c.cpu_side 63483 # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total 9193749 # Packet count per connected master and slave (bytes)
+system.toL2Bus.reqLayer0.occupancy 5169689504 # Layer occupancy (ticks)
+system.toL2Bus.reqLayer0.utilization 0.5 # Layer utilization (%)
+system.toL2Bus.respLayer0.occupancy 3544874662 # Layer occupancy (ticks)
+system.toL2Bus.respLayer0.utilization 0.3 # Layer utilization (%)
+system.toL2Bus.respLayer1.occupancy 2799461047 # Layer occupancy (ticks)
+system.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%)
+system.toL2Bus.respLayer2.occupancy 9704495 # Layer occupancy (ticks)
+system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
+system.toL2Bus.respLayer3.occupancy 37627749 # Layer occupancy (ticks)
+system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
+system.toL2Bus.respLayer6.occupancy 3603369425 # Layer occupancy (ticks)
+system.toL2Bus.respLayer6.utilization 0.3 # Layer utilization (%)
+system.toL2Bus.respLayer7.occupancy 1938898298 # Layer occupancy (ticks)
+system.toL2Bus.respLayer7.utilization 0.2 # Layer utilization (%)
+system.toL2Bus.respLayer8.occupancy 8556493 # Layer occupancy (ticks)
+system.toL2Bus.respLayer8.utilization 0.0 # Layer utilization (%)
+system.toL2Bus.respLayer9.occupancy 36509744 # Layer occupancy (ticks)
+system.toL2Bus.respLayer9.utilization 0.0 # Layer utilization (%)
+system.toL2Bus.snoop_data_through_bus 4881844 # Total snoop data (bytes)
+system.toL2Bus.throughput 164504065 # Throughput (bytes/s)
+system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 50330560 # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 43616868 # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 26744 # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 114492 # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.tot_pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 51179904 # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.tot_pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 38371000 # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.tot_pkt_size_system.cpu1.itb.walker.dma::system.l2c.cpu_side 21540 # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.tot_pkt_size_system.cpu1.dtb.walker.dma::system.l2c.cpu_side 107908 # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.tot_pkt_size::total 183769016 # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.trans_dist::ReadReq 3298101 # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp 3298100 # Transaction distribution
+system.toL2Bus.trans_dist::WriteReq 767829 # Transaction distribution
+system.toL2Bus.trans_dist::WriteResp 767829 # Transaction distribution
+system.toL2Bus.trans_dist::Writeback 577052 # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq 33066 # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeReq 17632 # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeResp 50698 # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq 260633 # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp 260633 # Transaction distribution
+system.voltage_domain.voltage 1 # Voltage in Volts
+
+---------- End Simulation Statistics ----------
--- /dev/null
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=true
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=LinuxArmSystem
+children=bridge cf0 clk_domain cpu cpu_clk_domain intrctrl iobus iocache membus physmem realview terminal vncserver voltage_domain
+atags_addr=256
+boot_loader=/arm/projectscratch/pd/sysrandd/dist/binaries/boot.arm
+boot_osflags=earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1
+boot_release_addr=65528
+cache_line_size=64
+clk_domain=system.clk_domain
+dtb_filename=
+early_kernel_symbols=false
+enable_context_switch_stats_dump=false
+eventq_index=0
+flags_addr=268435504
+gic_cpu_addr=520093952
+have_generic_timer=false
+have_large_asid_64=false
+have_lpae=false
+have_security=false
+have_virtualization=false
+highest_el_is_64=false
+init_param=0
+kernel=/arm/projectscratch/pd/sysrandd/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8
+load_addr_mask=268435455
+load_offset=0
+machine_type=RealView_PBX
+mem_mode=timing
+mem_ranges=0:134217727
+memories=system.physmem system.realview.nvmem
+multi_proc=true
+num_work_ids=16
+panic_on_oops=true
+panic_on_panic=true
+phys_addr_range_64=40
+readfile=tests/halt.sh
+reset_addr_64=0
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[0]
+
+[system.bridge]
+type=Bridge
+clk_domain=system.clk_domain
+delay=50000
+eventq_index=0
+ranges=268435456:520093695 1073741824:1610612735
+req_size=16
+resp_size=16
+master=system.iobus.slave[0]
+slave=system.membus.master[0]
+
+[system.cf0]
+type=IdeDisk
+children=image
+delay=1000000
+driveID=master
+eventq_index=0
+image=system.cf0.image
+
+[system.cf0.image]
+type=CowDiskImage
+children=child
+child=system.cf0.image.child
+eventq_index=0
+image_file=
+read_only=false
+table_size=65536
+
+[system.cf0.image.child]
+type=RawDiskImage
+eventq_index=0
+image_file=/arm/projectscratch/pd/sysrandd/dist/disks/linux-arm-ael.img
+read_only=true
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=MinorCPU
+children=branchPred dcache dstage2_mmu dtb executeFuncUnits icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dstage2_mmu=system.cpu.dstage2_mmu
+dtb=system.cpu.dtb
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+istage2_mmu=system.cpu.istage2_mmu
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+switched_out=false
+system=system
+tracer=system.cpu.tracer
+workload=
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=BranchPredictor
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+predType=tournament
+
+[system.cpu.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=4
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.slave[1]
+
+[system.cpu.dcache.tags]
+type=LRU
+assoc=4
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=32768
+
+[system.cpu.dstage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb
+tlb=system.cpu.dtb
+
+[system.cpu.dstage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.dstage2_mmu.stage2_tlb.walker
+
+[system.cpu.dstage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[5]
+
+[system.cpu.dtb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.dtb.walker
+
+[system.cpu.dtb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[3]
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=1
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.icache.tags]
+type=LRU
+assoc=1
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=32768
+
+[system.cpu.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=ArmISA
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=1052678
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=0
+id_aa64isar1_el1=0
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=0
+id_aa64pfr0_el1=17
+id_aa64pfr1_el1=0
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=0
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_pfr0=49
+id_pfr1=4113
+midr=1091551472
+system=system
+
+[system.cpu.istage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.istage2_mmu.stage2_tlb
+tlb=system.cpu.itb
+
+[system.cpu.istage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.istage2_mmu.stage2_tlb.walker
+
+[system.cpu.istage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[4]
+
+[system.cpu.itb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.itb.walker
+
+[system.cpu.itb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[2]
+
+[system.cpu.l2cache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=4194304
+system=system
+tags=system.cpu.l2cache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
+
+[system.cpu.l2cache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=4194304
+
+[system.cpu.toL2Bus]
+type=CoherentBus
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=32
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port system.cpu.istage2_mmu.stage2_tlb.walker.port system.cpu.dstage2_mmu.stage2_tlb.walker.port
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.intrctrl]
+type=IntrControl
+eventq_index=0
+sys=system
+
+[system.iobus]
+type=NoncoherentBus
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+use_default_range=false
+width=8
+master=system.realview.uart.pio system.realview.realview_io.pio system.realview.timer0.pio system.realview.timer1.pio system.realview.clcd.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.cf_ctrl.pio system.realview.cf_ctrl.config system.realview.dmac_fake.pio system.realview.uart1_fake.pio system.realview.uart2_fake.pio system.realview.uart3_fake.pio system.realview.smc_fake.pio system.realview.sp810_fake.pio system.realview.watchdog_fake.pio system.realview.gpio0_fake.pio system.realview.gpio1_fake.pio system.realview.gpio2_fake.pio system.realview.ssp_fake.pio system.realview.sci_fake.pio system.realview.aaci_fake.pio system.realview.mmc_fake.pio system.realview.rtc.pio system.realview.flash_fake.pio system.iocache.cpu_side
+slave=system.bridge.master system.realview.clcd.dma system.realview.cf_ctrl.dma
+
+[system.iocache]
+type=BaseCache
+children=tags
+addr_ranges=0:134217727
+assoc=8
+clk_domain=system.clk_domain
+eventq_index=0
+forward_snoops=false
+hit_latency=50
+is_top_level=true
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=50
+sequential_access=false
+size=1024
+system=system
+tags=system.iocache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.iobus.master[25]
+mem_side=system.membus.slave[2]
+
+[system.iocache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+hit_latency=50
+sequential_access=false
+size=1024
+
+[system.membus]
+type=CoherentBus
+children=badaddr_responder
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=8
+default=system.membus.badaddr_responder.pio
+master=system.bridge.slave system.realview.nvmem.port system.realview.gic.pio system.realview.l2x0_fake.pio system.realview.a9scu.pio system.realview.local_cpu_timer.pio system.physmem.port
+slave=system.system_port system.cpu.l2cache.mem_side system.iocache.mem_side
+
+[system.membus.badaddr_responder]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=0
+pio_latency=100000
+pio_size=8
+ret_bad_addr=true
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=warn
+pio=system.membus.default
+
+[system.physmem]
+type=DRAMCtrl
+activation_limit=4
+addr_mapping=RoRaBaChCo
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+devices_per_rank=8
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=0:134217727
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCL=13750
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=300000
+tRP=13750
+tRRD=6250
+tWTR=7500
+tXAW=40000
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[6]
+
+[system.realview]
+type=RealView
+children=a9scu aaci_fake cf_ctrl clcd dmac_fake flash_fake gic gpio0_fake gpio1_fake gpio2_fake kmi0 kmi1 l2x0_fake local_cpu_timer mmc_fake nvmem realview_io rtc sci_fake smc_fake sp810_fake ssp_fake timer0 timer1 uart uart1_fake uart2_fake uart3_fake watchdog_fake
+eventq_index=0
+intrctrl=system.intrctrl
+max_mem_size=268435456
+mem_start_addr=0
+pci_cfg_base=0
+system=system
+
+[system.realview.a9scu]
+type=A9SCU
+clk_domain=system.clk_domain
+eventq_index=0
+pio_addr=520093696
+pio_latency=100000
+system=system
+pio=system.membus.master[4]
+
+[system.realview.aaci_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268451840
+pio_latency=100000
+system=system
+pio=system.iobus.master[21]
+
+[system.realview.cf_ctrl]
+type=IdeController
+BAR0=402653184
+BAR0LegacyIO=true
+BAR0Size=16
+BAR1=402653440
+BAR1LegacyIO=true
+BAR1Size=1
+BAR2=1
+BAR2LegacyIO=false
+BAR2Size=8
+BAR3=1
+BAR3LegacyIO=false
+BAR3Size=4
+BAR4=1
+BAR4LegacyIO=false
+BAR4Size=16
+BAR5=1
+BAR5LegacyIO=false
+BAR5Size=0
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=1
+Command=1
+DeviceID=28945
+ExpansionROM=0
+HeaderType=0
+InterruptLine=31
+InterruptPin=1
+LatencyTimer=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=0
+MinimumGrant=0
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPLinkCap=0
+PXCAPLinkCtrl=0
+PXCAPLinkStatus=0
+PXCAPNextCapability=0
+ProgIF=133
+Revision=0
+Status=640
+SubClassCode=1
+SubsystemID=0
+SubsystemVendorID=0
+VendorID=32902
+clk_domain=system.clk_domain
+config_latency=20000
+ctrl_offset=2
+disks=system.cf0
+eventq_index=0
+io_shift=1
+pci_bus=2
+pci_dev=7
+pci_func=0
+pio_latency=30000
+platform=system.realview
+system=system
+config=system.iobus.master[8]
+dma=system.iobus.slave[2]
+pio=system.iobus.master[7]
+
+[system.realview.clcd]
+type=Pl111
+amba_id=1315089
+clk_domain=system.clk_domain
+enable_capture=true
+eventq_index=0
+gic=system.realview.gic
+int_num=55
+pio_addr=268566528
+pio_latency=10000
+pixel_clock=41667
+system=system
+vnc=system.vncserver
+dma=system.iobus.slave[1]
+pio=system.iobus.master[4]
+
+[system.realview.dmac_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268632064
+pio_latency=100000
+system=system
+pio=system.iobus.master[9]
+
+[system.realview.flash_fake]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=true
+pio_addr=1073741824
+pio_latency=100000
+pio_size=536870912
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[24]
+
+[system.realview.gic]
+type=Pl390
+clk_domain=system.clk_domain
+cpu_addr=520093952
+cpu_pio_delay=10000
+dist_addr=520097792
+dist_pio_delay=10000
+eventq_index=0
+int_latency=10000
+it_lines=128
+msix_addr=0
+platform=system.realview
+system=system
+pio=system.membus.master[2]
+
+[system.realview.gpio0_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268513280
+pio_latency=100000
+system=system
+pio=system.iobus.master[16]
+
+[system.realview.gpio1_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268517376
+pio_latency=100000
+system=system
+pio=system.iobus.master[17]
+
+[system.realview.gpio2_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268521472
+pio_latency=100000
+system=system
+pio=system.iobus.master[18]
+
+[system.realview.kmi0]
+type=Pl050
+amba_id=1314896
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_delay=1000000
+int_num=52
+is_mouse=false
+pio_addr=268460032
+pio_latency=100000
+system=system
+vnc=system.vncserver
+pio=system.iobus.master[5]
+
+[system.realview.kmi1]
+type=Pl050
+amba_id=1314896
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_delay=1000000
+int_num=53
+is_mouse=true
+pio_addr=268464128
+pio_latency=100000
+system=system
+vnc=system.vncserver
+pio=system.iobus.master[6]
+
+[system.realview.l2x0_fake]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=520101888
+pio_latency=100000
+pio_size=4095
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.membus.master[3]
+
+[system.realview.local_cpu_timer]
+type=CpuLocalTimer
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_num_timer=29
+int_num_watchdog=30
+pio_addr=520095232
+pio_latency=100000
+system=system
+pio=system.membus.master[5]
+
+[system.realview.mmc_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268455936
+pio_latency=100000
+system=system
+pio=system.iobus.master[22]
+
+[system.realview.nvmem]
+type=SimpleMemory
+bandwidth=73.000000
+clk_domain=system.clk_domain
+conf_table_reported=false
+eventq_index=0
+in_addr_map=true
+latency=30000
+latency_var=0
+null=false
+range=2147483648:2214592511
+port=system.membus.master[1]
+
+[system.realview.realview_io]
+type=RealViewCtrl
+clk_domain=system.clk_domain
+eventq_index=0
+idreg=0
+pio_addr=268435456
+pio_latency=100000
+proc_id0=201326592
+proc_id1=201327138
+system=system
+pio=system.iobus.master[1]
+
+[system.realview.rtc]
+type=PL031
+amba_id=3412017
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_delay=100000
+int_num=42
+pio_addr=268529664
+pio_latency=100000
+system=system
+time=Thu Jan 1 00:00:00 2009
+pio=system.iobus.master[23]
+
+[system.realview.sci_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268492800
+pio_latency=100000
+system=system
+pio=system.iobus.master[20]
+
+[system.realview.smc_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=269357056
+pio_latency=100000
+system=system
+pio=system.iobus.master[13]
+
+[system.realview.sp810_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=true
+pio_addr=268439552
+pio_latency=100000
+system=system
+pio=system.iobus.master[14]
+
+[system.realview.ssp_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268488704
+pio_latency=100000
+system=system
+pio=system.iobus.master[19]
+
+[system.realview.timer0]
+type=Sp804
+amba_id=1316868
+clk_domain=system.clk_domain
+clock0=1000000
+clock1=1000000
+eventq_index=0
+gic=system.realview.gic
+int_num0=36
+int_num1=36
+pio_addr=268505088
+pio_latency=100000
+system=system
+pio=system.iobus.master[2]
+
+[system.realview.timer1]
+type=Sp804
+amba_id=1316868
+clk_domain=system.clk_domain
+clock0=1000000
+clock1=1000000
+eventq_index=0
+gic=system.realview.gic
+int_num0=37
+int_num1=37
+pio_addr=268509184
+pio_latency=100000
+system=system
+pio=system.iobus.master[3]
+
+[system.realview.uart]
+type=Pl011
+clk_domain=system.clk_domain
+end_on_eot=false
+eventq_index=0
+gic=system.realview.gic
+int_delay=100000
+int_num=44
+pio_addr=268472320
+pio_latency=100000
+platform=system.realview
+system=system
+terminal=system.terminal
+pio=system.iobus.master[0]
+
+[system.realview.uart1_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268476416
+pio_latency=100000
+system=system
+pio=system.iobus.master[10]
+
+[system.realview.uart2_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268480512
+pio_latency=100000
+system=system
+pio=system.iobus.master[11]
+
+[system.realview.uart3_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268484608
+pio_latency=100000
+system=system
+pio=system.iobus.master[12]
+
+[system.realview.watchdog_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=268500992
+pio_latency=100000
+system=system
+pio=system.iobus.master[15]
+
+[system.terminal]
+type=Terminal
+eventq_index=0
+intr_control=system.intrctrl
+number=0
+output=true
+port=3456
+
+[system.vncserver]
+type=VncServer
+eventq_index=0
+frame_capture=false
+number=0
+port=5900
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
--- /dev/null
+warn: Sockets disabled, not accepting vnc client connections
+warn: Sockets disabled, not accepting terminal connections
+warn: Sockets disabled, not accepting gdb connections
+warn: The clidr register always reports 0 caches.
+warn: clidr LoUIS field of 0b001 to match current ARM implementations.
+warn: The csselr register isn't implemented.
+warn: The ccsidr register isn't implemented and always reads as 0.
+warn: instruction 'mcr bpiallis' unimplemented
+warn: instruction 'mcr icialluis' unimplemented
+warn: instruction 'mcr dccimvac' unimplemented
+warn: instruction 'mcr dccmvau' unimplemented
+warn: instruction 'mcr icimvau' unimplemented
+warn: LCD dual screen mode not supported
--- /dev/null
+Redirecting stdout to build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-minor/simout
+Redirecting stderr to build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-minor/simerr
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled May 7 2014 10:57:46
+gem5 started May 7 2014 17:07:27
+gem5 executing on cz3211bhr8
+command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-minor -re tests/run.py build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-minor
+Global frequency set at 1000000000000 ticks per second
+info: kernel located at: /arm/projectscratch/pd/sysrandd/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8
+ 0: system.cpu.isa: ISA system set to: 0x1a1f0030 0x1a1f0030
+info: Using bootloader at address 0x80000000
+info: Using kernel entry physical address at 0x8000
+info: Entering event queue @ 0. Starting simulation...
+Exiting @ tick 2567809308500 because m5_exit instruction encountered
--- /dev/null
+
+---------- Begin Simulation Statistics ----------
+final_tick 2567690995500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate 83247 # Simulator instruction rate (inst/s)
+host_mem_usage 453632 # Number of bytes of host memory used
+host_op_rate 107007 # Simulator op (including micro ops) rate (op/s)
+host_seconds 727.87 # Real time elapsed on the host
+host_tick_rate 3527658330 # Simulator tick rate (ticks/s)
+sim_freq 1000000000000 # Frequency of simulated ticks
+sim_insts 60593069 # Number of instructions simulated
+sim_ops 77887632 # Number of ops (including micro ops) simulated
+sim_seconds 2.567691 # Number of seconds simulated
+sim_ticks 2567690995500 # Number of ticks simulated
+system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
+system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
+system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD).
+system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes.
+system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes.
+system.cf0.dma_write_txs 0 # Number of DMA write transactions.
+system.clk_domain.clock 1000 # Clock period in ticks
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 71.037327 # BTB Hit Percentage
+system.cpu.branchPred.BTBHits 6285951 # Number of BTB hits
+system.cpu.branchPred.BTBLookups 8848800 # Number of BTB lookups
+system.cpu.branchPred.RASInCorrect 141766 # Number of incorrect RAS predictions.
+system.cpu.branchPred.condIncorrect 1083327 # Number of conditional branches incorrect
+system.cpu.branchPred.condPredicted 9899581 # Number of conditional branches predicted
+system.cpu.branchPred.lookups 12901223 # Number of BP lookups
+system.cpu.branchPred.usedRAS 1514142 # Number of times the RAS was used to get a target.
+system.cpu.committedInsts 60593069 # Number of instructions committed
+system.cpu.committedOps 77887632 # Number of ops (including micro ops) committed
+system.cpu.cpi 9.521608 # CPI: cycles per instruction
+system.cpu.dcache.LoadLockedReq_accesses::cpu.inst 247603 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_accesses::total 247603 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.inst 13892.781561 # average LoadLockedReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13892.781561 # average LoadLockedReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.inst 11890.018527 # average LoadLockedReq mshr miss latency
+system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11890.018527 # average LoadLockedReq mshr miss latency
+system.cpu.dcache.LoadLockedReq_hits::cpu.inst 236735 # number of LoadLockedReq hits
+system.cpu.dcache.LoadLockedReq_hits::total 236735 # number of LoadLockedReq hits
+system.cpu.dcache.LoadLockedReq_miss_latency::cpu.inst 150986750 # number of LoadLockedReq miss cycles
+system.cpu.dcache.LoadLockedReq_miss_latency::total 150986750 # number of LoadLockedReq miss cycles
+system.cpu.dcache.LoadLockedReq_miss_rate::cpu.inst 0.043893 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_miss_rate::total 0.043893 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_misses::cpu.inst 10868 # number of LoadLockedReq misses
+system.cpu.dcache.LoadLockedReq_misses::total 10868 # number of LoadLockedReq misses
+system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.inst 73 # number of LoadLockedReq MSHR hits
+system.cpu.dcache.LoadLockedReq_mshr_hits::total 73 # number of LoadLockedReq MSHR hits
+system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.inst 128352750 # number of LoadLockedReq MSHR miss cycles
+system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 128352750 # number of LoadLockedReq MSHR miss cycles
+system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.inst 0.043598 # mshr miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.043598 # mshr miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.inst 10795 # number of LoadLockedReq MSHR misses
+system.cpu.dcache.LoadLockedReq_mshr_misses::total 10795 # number of LoadLockedReq MSHR misses
+system.cpu.dcache.ReadReq_accesses::cpu.inst 13864450 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 13864450 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 15150.498583 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 15150.498583 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 12786.142134 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12786.142134 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
+system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.cpu.dcache.ReadReq_hits::cpu.inst 13401466 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 13401466 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency::cpu.inst 7014438436 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 7014438436 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.033394 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.033394 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses::cpu.inst 462984 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 462984 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 82872 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 82872 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 4860166059 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 4860166059 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.027416 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.027416 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 380112 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 380112 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.inst 182581857500 # number of ReadReq MSHR uncacheable cycles
+system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182581857500 # number of ReadReq MSHR uncacheable cycles
+system.cpu.dcache.StoreCondReq_accesses::cpu.inst 247602 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_accesses::total 247602 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_hits::cpu.inst 247602 # number of StoreCondReq hits
+system.cpu.dcache.StoreCondReq_hits::total 247602 # number of StoreCondReq hits
+system.cpu.dcache.WriteReq_accesses::cpu.inst 10222557 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 10222557 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 46293.122518 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 46293.122518 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 42586.604187 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42586.604187 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.inst inf # average WriteReq mshr uncacheable latency
+system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
+system.cpu.dcache.WriteReq_hits::cpu.inst 9749254 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 9749254 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency::cpu.inst 21910673767 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 21910673767 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.046300 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.046300 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses::cpu.inst 473303 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 473303 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 222786 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 222786 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 10668668321 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 10668668321 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.024506 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024506 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 250517 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 250517 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.inst 26058222680 # number of WriteReq MSHR uncacheable cycles
+system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 26058222680 # number of WriteReq MSHR uncacheable cycles
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.demand_accesses::cpu.inst 24087007 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 24087007 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency::cpu.inst 30893.424989 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 30893.424989 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 24624.358188 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 24624.358188 # average overall mshr miss latency
+system.cpu.dcache.demand_hits::cpu.inst 23150720 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 23150720 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency::cpu.inst 28925112203 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 28925112203 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate::cpu.inst 0.038871 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.038871 # miss rate for demand accesses
+system.cpu.dcache.demand_misses::cpu.inst 936287 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 936287 # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits::cpu.inst 305658 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 305658 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 15528834380 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 15528834380 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.026181 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.026181 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses::cpu.inst 630629 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 630629 # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.overall_accesses::cpu.inst 24087007 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 24087007 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency::cpu.inst 30893.424989 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 30893.424989 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 24624.358188 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 24624.358188 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.cpu.dcache.overall_hits::cpu.inst 23150720 # number of overall hits
+system.cpu.dcache.overall_hits::total 23150720 # number of overall hits
+system.cpu.dcache.overall_miss_latency::cpu.inst 28925112203 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 28925112203 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate::cpu.inst 0.038871 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.038871 # miss rate for overall accesses
+system.cpu.dcache.overall_misses::cpu.inst 936287 # number of overall misses
+system.cpu.dcache.overall_misses::total 936287 # number of overall misses
+system.cpu.dcache.overall_mshr_hits::cpu.inst 305658 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 305658 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 15528834380 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 15528834380 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.026181 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.026181 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses::cpu.inst 630629 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 630629 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.inst 208640080180 # number of overall MSHR uncacheable cycles
+system.cpu.dcache.overall_mshr_uncacheable_latency::total 208640080180 # number of overall MSHR uncacheable cycles
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 117 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 341 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 54 # Occupied blocks per task id
+system.cpu.dcache.tags.avg_refs 37.024295 # Average number of references to valid blocks.
+system.cpu.dcache.tags.data_accesses 98967296 # Number of data accesses
+system.cpu.dcache.tags.occ_blocks::cpu.inst 511.959208 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.inst 0.999920 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.999920 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.replacements 637936 # number of replacements
+system.cpu.dcache.tags.sampled_refs 638448 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.tag_accesses 98967296 # Number of tag accesses
+system.cpu.dcache.tags.tagsinuse 511.959208 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 23638087 # Total number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 227414250 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks::writebacks 603000 # number of writebacks
+system.cpu.dcache.writebacks::total 603000 # number of writebacks
+system.cpu.discardedOps 3607979 # Number of ops (including micro ops) which were discarded before commit
+system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.dtb.accesses 26805017 # DTB accesses
+system.cpu.dtb.align_faults 1584 # Number of TLB faults due to alignment restrictions
+system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dtb.flush_entries 3457 # Number of entries that have been flushed from TLB
+system.cpu.dtb.flush_tlb 2 # Number of times complete TLB was flushed
+system.cpu.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
+system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dtb.hits 26758984 # DTB hits
+system.cpu.dtb.inst_accesses 0 # ITB inst accesses
+system.cpu.dtb.inst_hits 0 # ITB inst hits
+system.cpu.dtb.inst_misses 0 # ITB inst misses
+system.cpu.dtb.misses 46033 # DTB misses
+system.cpu.dtb.perms_faults 524 # Number of TLB faults due to permissions restrictions
+system.cpu.dtb.prefetch_faults 266 # Number of TLB faults due to prefetch
+system.cpu.dtb.read_accesses 15458164 # DTB read accesses
+system.cpu.dtb.read_hits 15416095 # DTB read hits
+system.cpu.dtb.read_misses 42069 # DTB read misses
+system.cpu.dtb.write_accesses 11346853 # DTB write accesses
+system.cpu.dtb.write_hits 11342889 # DTB write hits
+system.cpu.dtb.write_misses 3964 # DTB write misses
+system.cpu.icache.ReadReq_accesses::cpu.inst 23332180 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 23332180 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13520.944355 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 13520.944355 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11517.182541 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11517.182541 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
+system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.cpu.icache.ReadReq_hits::cpu.inst 21786211 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 21786211 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 20902960824 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 20902960824 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.066259 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.066259 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses::cpu.inst 1545969 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 1545969 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 17805207176 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 17805207176 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.066259 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.066259 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1545969 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 1545969 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 172412750 # number of ReadReq MSHR uncacheable cycles
+system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 172412750 # number of ReadReq MSHR uncacheable cycles
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.demand_accesses::cpu.inst 23332180 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 23332180 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 13520.944355 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 13520.944355 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11517.182541 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 11517.182541 # average overall mshr miss latency
+system.cpu.icache.demand_hits::cpu.inst 21786211 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 21786211 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency::cpu.inst 20902960824 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 20902960824 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate::cpu.inst 0.066259 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.066259 # miss rate for demand accesses
+system.cpu.icache.demand_misses::cpu.inst 1545969 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 1545969 # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 17805207176 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 17805207176 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.066259 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.066259 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses::cpu.inst 1545969 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 1545969 # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.icache.overall_accesses::cpu.inst 23332180 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 23332180 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 13520.944355 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 13520.944355 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11517.182541 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 11517.182541 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
+system.cpu.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.cpu.icache.overall_hits::cpu.inst 21786211 # number of overall hits
+system.cpu.icache.overall_hits::total 21786211 # number of overall hits
+system.cpu.icache.overall_miss_latency::cpu.inst 20902960824 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 20902960824 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate::cpu.inst 0.066259 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.066259 # miss rate for overall accesses
+system.cpu.icache.overall_misses::cpu.inst 1545969 # number of overall misses
+system.cpu.icache.overall_misses::total 1545969 # number of overall misses
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 17805207176 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 17805207176 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.066259 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.066259 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses::cpu.inst 1545969 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 1545969 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 172412750 # number of overall MSHR uncacheable cycles
+system.cpu.icache.overall_mshr_uncacheable_latency::total 172412750 # number of overall MSHR uncacheable cycles
+system.cpu.icache.tags.age_task_id_blocks_1024::0 120 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 210 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::2 181 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id
+system.cpu.icache.tags.avg_refs 14.092278 # Average number of references to valid blocks.
+system.cpu.icache.tags.data_accesses 24878148 # Number of data accesses
+system.cpu.icache.tags.occ_blocks::cpu.inst 511.467492 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.998960 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.998960 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.replacements 1545456 # number of replacements
+system.cpu.icache.tags.sampled_refs 1545968 # Sample count of references to valid blocks.
+system.cpu.icache.tags.tag_accesses 24878148 # Number of tag accesses
+system.cpu.icache.tags.tagsinuse 511.467492 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 21786211 # Total number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 10068892000 # Cycle when the warmup percentage was hit.
+system.cpu.idleCycles 106196788 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.ipc 0.105024 # IPC: instructions per cycle
+system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.itb.accesses 23345804 # DTB accesses
+system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.itb.flush_entries 2396 # Number of entries that have been flushed from TLB
+system.cpu.itb.flush_tlb 2 # Number of times complete TLB was flushed
+system.cpu.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
+system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
+system.cpu.itb.hits 23336489 # DTB hits
+system.cpu.itb.inst_accesses 23345804 # ITB inst accesses
+system.cpu.itb.inst_hits 23336489 # ITB inst hits
+system.cpu.itb.inst_misses 9315 # ITB inst misses
+system.cpu.itb.misses 9315 # DTB misses
+system.cpu.itb.perms_faults 4052 # Number of TLB faults due to permissions restrictions
+system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.kern.inst.arm 0 # number of arm instructions executed
+system.cpu.kern.inst.quiesce 82977 # number of quiesce instructions executed
+system.cpu.l2cache.ReadExReq_accesses::cpu.inst 247542 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 247542 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 69059.848663 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 69059.848663 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 56515.321009 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 56515.321009 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits::cpu.inst 114197 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_hits::total 114197 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 9208785520 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 9208785520 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.538676 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.538676 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses::cpu.inst 133345 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 133345 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 7536035480 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7536035480 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.538676 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.538676 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 133345 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 133345 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 52818 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 11330 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 1934916 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 1999064 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 85107.142857 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 74750 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71955.193483 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 71966.894361 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 72773.809524 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 62500 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 59447.036018 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 59458.945900 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
+system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 52797 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 11328 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::cpu.inst 1910857 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 1974982 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 1787250 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 149500 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1731170000 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 1733106750 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000398 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000177 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.012434 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.012047 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 21 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 2 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 24059 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 24082 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 71 # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_hits::total 71 # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 1528250 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 125000 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 1426015500 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1427668750 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000398 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000177 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.012397 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.012011 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 21 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 2 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 23988 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 24011 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 167311975000 # number of ReadReq MSHR uncacheable cycles
+system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 167311975000 # number of ReadReq MSHR uncacheable cycles
+system.cpu.l2cache.UpgradeReq_accesses::cpu.inst 2976 # number of UpgradeReq accesses(hits+misses)
+system.cpu.l2cache.UpgradeReq_accesses::total 2976 # number of UpgradeReq accesses(hits+misses)
+system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.inst 126.265763 # average UpgradeReq miss latency
+system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 126.265763 # average UpgradeReq miss latency
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.inst 10004.558983 # average UpgradeReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10004.558983 # average UpgradeReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_hits::cpu.inst 26 # number of UpgradeReq hits
+system.cpu.l2cache.UpgradeReq_hits::total 26 # number of UpgradeReq hits
+system.cpu.l2cache.UpgradeReq_miss_latency::cpu.inst 372484 # number of UpgradeReq miss cycles
+system.cpu.l2cache.UpgradeReq_miss_latency::total 372484 # number of UpgradeReq miss cycles
+system.cpu.l2cache.UpgradeReq_miss_rate::cpu.inst 0.991263 # miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_miss_rate::total 0.991263 # miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_misses::cpu.inst 2950 # number of UpgradeReq misses
+system.cpu.l2cache.UpgradeReq_misses::total 2950 # number of UpgradeReq misses
+system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.inst 29513449 # number of UpgradeReq MSHR miss cycles
+system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 29513449 # number of UpgradeReq MSHR miss cycles
+system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.inst 0.991263 # mshr miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.991263 # mshr miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.inst 2950 # number of UpgradeReq MSHR misses
+system.cpu.l2cache.UpgradeReq_mshr_misses::total 2950 # number of UpgradeReq MSHR misses
+system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.inst inf # average WriteReq mshr uncacheable latency
+system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
+system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.inst 16707831820 # number of WriteReq MSHR uncacheable cycles
+system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 16707831820 # number of WriteReq MSHR uncacheable cycles
+system.cpu.l2cache.Writeback_accesses::writebacks 603000 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::total 603000 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits::writebacks 603000 # number of Writeback hits
+system.cpu.l2cache.Writeback_hits::total 603000 # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.demand_accesses::cpu.dtb.walker 52818 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::cpu.itb.walker 11330 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::cpu.inst 2182458 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 2246606 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 85107.142857 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 74750 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69502.398414 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 69504.546679 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 72773.809524 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 62500 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56962.309115 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 56964.489629 # average overall mshr miss latency
+system.cpu.l2cache.demand_hits::cpu.dtb.walker 52797 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::cpu.itb.walker 11328 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::cpu.inst 2025054 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 2089179 # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 1787250 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 149500 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::cpu.inst 10939955520 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 10941892270 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000398 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000177 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.072122 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.070073 # miss rate for demand accesses
+system.cpu.l2cache.demand_misses::cpu.dtb.walker 21 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::cpu.itb.walker 2 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::cpu.inst 157404 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 157427 # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_hits::cpu.inst 71 # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_hits::total 71 # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 1528250 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 125000 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 8962050980 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 8963704230 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000398 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000177 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.072090 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.070042 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 21 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 2 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 157333 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 157356 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.overall_accesses::cpu.dtb.walker 52818 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.itb.walker 11330 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.inst 2182458 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 2246606 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 85107.142857 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 74750 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69502.398414 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 69504.546679 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 72773.809524 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 62500 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56962.309115 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 56964.489629 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
+system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.cpu.l2cache.overall_hits::cpu.dtb.walker 52797 # number of overall hits
+system.cpu.l2cache.overall_hits::cpu.itb.walker 11328 # number of overall hits
+system.cpu.l2cache.overall_hits::cpu.inst 2025054 # number of overall hits
+system.cpu.l2cache.overall_hits::total 2089179 # number of overall hits
+system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 1787250 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 149500 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::cpu.inst 10939955520 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 10941892270 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000398 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000177 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.072122 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.070073 # miss rate for overall accesses
+system.cpu.l2cache.overall_misses::cpu.dtb.walker 21 # number of overall misses
+system.cpu.l2cache.overall_misses::cpu.itb.walker 2 # number of overall misses
+system.cpu.l2cache.overall_misses::cpu.inst 157404 # number of overall misses
+system.cpu.l2cache.overall_misses::total 157427 # number of overall misses
+system.cpu.l2cache.overall_mshr_hits::cpu.inst 71 # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_hits::total 71 # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 1528250 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 125000 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 8962050980 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 8963704230 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000398 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000177 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.072090 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.070042 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 21 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 2 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 157333 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 157356 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 184019806820 # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.overall_mshr_uncacheable_latency::total 184019806820 # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.tags.age_task_id_blocks_1023::4 13 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 29 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 79 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2431 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::3 6707 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 56131 # Occupied blocks per task id
+system.cpu.l2cache.tags.avg_refs 18.629243 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.data_accesses 23223720 # Number of data accesses
+system.cpu.l2cache.tags.occ_blocks::writebacks 36351.350875 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 12.813342 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.000576 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 15263.969553 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::writebacks 0.554678 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000196 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.000000 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.232910 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.787783 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1023 13 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 65377 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1023 0.000198 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.997574 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.replacements 65515 # number of replacements
+system.cpu.l2cache.tags.sampled_refs 130905 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.tag_accesses 23223720 # Number of tag accesses
+system.cpu.l2cache.tags.tagsinuse 51628.134347 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 2438661 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 2525287108000 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks::writebacks 59837 # number of writebacks
+system.cpu.l2cache.writebacks::total 59837 # number of writebacks
+system.cpu.numCycles 576943440 # number of cpu cycles simulated
+system.cpu.numFetchSuspends 77491 # Number of times Execute suspended instruction fetching
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.quiesceCycles 4560354752 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu.tickCycles 470746652 # Number of cycles that the CPU actually ticked
+system.cpu.toL2Bus.data_through_bus 184089158 # Total data (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 3094634 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 5780828 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 29817 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 125263 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 9030542 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.reqLayer0.occupancy 3400418424 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 2325892574 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 2551470440 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer2.occupancy 18491990 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer3.occupancy 72446749 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.snoop_data_through_bus 232512 # Total snoop data (bytes)
+system.cpu.toL2Bus.throughput 71784989 # Throughput (bytes/s)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 98965568 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 84866998 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 45320 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 211272 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 184089158 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.trans_dist::ReadReq 3214260 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 3214259 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::WriteReq 763365 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::WriteResp 763365 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback 603000 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::UpgradeReq 2976 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::UpgradeResp 2976 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 247542 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 247542 # Transaction distribution
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.iobus.data_through_bus 123501026 # Total data (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 30038 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 7942 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 524 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 1032 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio 36 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio 124 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 746 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.cf_ctrl.pio 2342380 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.dmac_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.smc_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 20 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.gpio0_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.gpio1_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.gpio2_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ssp_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.sci_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::total 2383066 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.clcd.dma::system.iocache.cpu_side 30277632 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.clcd.dma::total 30277632 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count::total 32660698 # Packet count per connected master and slave (bytes)
+system.iobus.reqLayer0.occupancy 21111000 # Layer occupancy (ticks)
+system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer1.occupancy 3976000 # Layer occupancy (ticks)
+system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer11.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer11.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer12.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer12.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer14.occupancy 11000 # Layer occupancy (ticks)
+system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer16.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer18.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer19.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer2.occupancy 524000 # Layer occupancy (ticks)
+system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer20.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer20.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer21.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer21.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer22.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer23.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer25.occupancy 15138816000 # Layer occupancy (ticks)
+system.iobus.reqLayer25.utilization 0.6 # Layer utilization (%)
+system.iobus.reqLayer3.occupancy 522000 # Layer occupancy (ticks)
+system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer4.occupancy 27000 # Layer occupancy (ticks)
+system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer5.occupancy 74000 # Layer occupancy (ticks)
+system.iobus.reqLayer5.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer6.occupancy 445000 # Layer occupancy (ticks)
+system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer7.occupancy 1172909000 # Layer occupancy (ticks)
+system.iobus.reqLayer7.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer9.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%)
+system.iobus.respLayer0.occupancy 2374888000 # Layer occupancy (ticks)
+system.iobus.respLayer0.utilization 0.1 # Layer utilization (%)
+system.iobus.respLayer1.occupancy 38216821000 # Layer occupancy (ticks)
+system.iobus.respLayer1.utilization 1.5 # Layer utilization (%)
+system.iobus.throughput 48098087 # Throughput (bytes/s)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart.pio 39333 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 15884 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer0.pio 1048 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer1.pio 2064 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.clcd.pio 72 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi0.pio 86 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi1.pio 397 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.cf_ctrl.pio 2331126 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.dmac_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.smc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.sp810_fake.pio 40 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio0_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.ssp_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.sci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.bridge.master::total 2390498 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.realview.clcd.dma::system.iocache.cpu_side 121110528 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size_system.realview.clcd.dma::total 121110528 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.tot_pkt_size::total 123501026 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.trans_dist::ReadReq 16322171 # Transaction distribution
+system.iobus.trans_dist::ReadResp 16322171 # Transaction distribution
+system.iobus.trans_dist::WriteReq 8178 # Transaction distribution
+system.iobus.trans_dist::WriteResp 8178 # Transaction distribution
+system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency
+system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1738144017000 # number of ReadReq MSHR uncacheable cycles
+system.iocache.ReadReq_mshr_uncacheable_latency::total 1738144017000 # number of ReadReq MSHR uncacheable cycles
+system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.iocache.blocked::no_targets 0 # number of cycles access was blocked
+system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.iocache.cache_copies 0 # number of cache copies performed
+system.iocache.fast_writes 0 # number of fast writes performed
+system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency
+system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1738144017000 # number of overall MSHR uncacheable cycles
+system.iocache.overall_mshr_uncacheable_latency::total 1738144017000 # number of overall MSHR uncacheable cycles
+system.iocache.tags.avg_refs nan # Average number of references to valid blocks.
+system.iocache.tags.data_accesses 0 # Number of data accesses
+system.iocache.tags.replacements 0 # number of replacements
+system.iocache.tags.sampled_refs 0 # Sample count of references to valid blocks.
+system.iocache.tags.tag_accesses 0 # Number of tag accesses
+system.iocache.tags.tagsinuse 0 # Cycle average of tags in use
+system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
+system.iocache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.membus.data_through_bus 140463478 # Total data (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 2383066 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 8 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 3800 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.a9scu.pio 2 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1893209 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::total 4280085 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 30277632 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total 30277632 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 34557717 # Packet count per connected master and slave (bytes)
+system.membus.reqLayer0.occupancy 1731044000 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 0.1 # Layer utilization (%)
+system.membus.reqLayer1.occupancy 6000 # Layer occupancy (ticks)
+system.membus.reqLayer1.utilization 0.0 # Layer utilization (%)
+system.membus.reqLayer2.occupancy 3530500 # Layer occupancy (ticks)
+system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
+system.membus.reqLayer4.occupancy 1500 # Layer occupancy (ticks)
+system.membus.reqLayer4.utilization 0.0 # Layer utilization (%)
+system.membus.reqLayer6.occupancy 17560934000 # Layer occupancy (ticks)
+system.membus.reqLayer6.utilization 0.7 # Layer utilization (%)
+system.membus.respLayer1.occupancy 4805612001 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 0.2 # Layer utilization (%)
+system.membus.respLayer2.occupancy 37417137000 # Layer occupancy (ticks)
+system.membus.respLayer2.utilization 1.5 # Layer utilization (%)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.membus.throughput 54704199 # Throughput (bytes/s)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 2390498 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 256 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 7600 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.a9scu.pio 4 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 16954592 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 19352950 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 121110528 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.iocache.mem_side::total 121110528 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 140463478 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadReq 16349280 # Transaction distribution
+system.membus.trans_dist::ReadResp 16349280 # Transaction distribution
+system.membus.trans_dist::WriteReq 763365 # Transaction distribution
+system.membus.trans_dist::WriteResp 763365 # Transaction distribution
+system.membus.trans_dist::Writeback 59837 # Transaction distribution
+system.membus.trans_dist::UpgradeReq 4680 # Transaction distribution
+system.membus.trans_dist::UpgradeResp 4680 # Transaction distribution
+system.membus.trans_dist::ReadExReq 131615 # Transaction distribution
+system.membus.trans_dist::ReadExResp 131615 # Transaction distribution
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgGap 159378.28 # Average gap between requests
+system.physmem.avgMemAccLat 44638.69 # Average memory access latency per DRAM burst
+system.physmem.avgQLat 25888.69 # Average queueing delay per DRAM burst
+system.physmem.avgRdBW 381.23 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgRdBWSys 51.10 # Average system read bandwidth in MiByte/s
+system.physmem.avgRdQLen 6.57 # Average read queue length when enqueuing
+system.physmem.avgWrBW 2.67 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgWrBWSys 2.67 # Average system write bandwidth in MiByte/s
+system.physmem.avgWrQLen 25.93 # Average write queue length when enqueuing
+system.physmem.busUtil 3.00 # Data bus utilization in percentage
+system.physmem.busUtilRead 2.98 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes
+system.physmem.bw_inst_read::cpu.inst 396534 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 396534 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::realview.clcd 47167096 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.dtb.walker 523 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.itb.walker 50 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 3936408 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 51104078 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 1491444 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.clcd 47167096 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.dtb.walker 523 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.itb.walker 50 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 5111032 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 53770146 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_write::writebacks 1491444 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.inst 1174624 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 2666068 # Write bandwidth from this memory (bytes/s)
+system.physmem.bytesPerActivate::samples 1015061 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 971.117866 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 904.579267 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 205.091565 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 22463 2.21% 2.21% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 22781 2.24% 4.46% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 8586 0.85% 5.30% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 2483 0.24% 5.55% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 2672 0.26% 5.81% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 1833 0.18% 5.99% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 8618 0.85% 6.84% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 926 0.09% 6.93% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 944699 93.07% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 1015061 # Bytes accessed per row activation
+system.physmem.bytesReadDRAM 978888704 # Total number of bytes read from DRAM
+system.physmem.bytesReadSys 131219480 # Total read bytes from the system interface side
+system.physmem.bytesReadWrQ 106752 # Total number of bytes read from write queue
+system.physmem.bytesWritten 6855168 # Total number of bytes written to DRAM
+system.physmem.bytesWrittenSys 6845640 # Total written bytes from the system interface side
+system.physmem.bytes_inst_read::cpu.inst 1018176 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 1018176 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::realview.clcd 121110528 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.dtb.walker 1344 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.itb.walker 128 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.inst 10107480 # Number of bytes read from this memory
+system.physmem.bytes_read::total 131219480 # Number of bytes read from this memory
+system.physmem.bytes_written::writebacks 3829568 # Number of bytes written to this memory
+system.physmem.bytes_written::cpu.inst 3016072 # Number of bytes written to this memory
+system.physmem.bytes_written::total 6845640 # Number of bytes written to this memory
+system.physmem.memoryStateTime::IDLE 2210491886500 # Time in different power states
+system.physmem.memoryStateTime::REF 85740720000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 271454888500 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.mergedWrBursts 706728 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 4680 # Number of requests that are neither read nor write
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
+system.physmem.num_reads::realview.clcd 15138816 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.dtb.walker 21 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.itb.walker 2 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.inst 157965 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 15296804 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 59837 # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu.inst 754018 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 813855 # Number of write requests responded to by this memory
+system.physmem.pageHitRate 93.41 # Row buffer hit rate, read and write combined
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.perBankRdBursts::0 955934 # Per bank write bursts
+system.physmem.perBankRdBursts::1 955610 # Per bank write bursts
+system.physmem.perBankRdBursts::2 955719 # Per bank write bursts
+system.physmem.perBankRdBursts::3 955960 # Per bank write bursts
+system.physmem.perBankRdBursts::4 957705 # Per bank write bursts
+system.physmem.perBankRdBursts::5 955718 # Per bank write bursts
+system.physmem.perBankRdBursts::6 955569 # Per bank write bursts
+system.physmem.perBankRdBursts::7 955478 # Per bank write bursts
+system.physmem.perBankRdBursts::8 956345 # Per bank write bursts
+system.physmem.perBankRdBursts::9 955973 # Per bank write bursts
+system.physmem.perBankRdBursts::10 955562 # Per bank write bursts
+system.physmem.perBankRdBursts::11 955146 # Per bank write bursts
+system.physmem.perBankRdBursts::12 956303 # Per bank write bursts
+system.physmem.perBankRdBursts::13 956034 # Per bank write bursts
+system.physmem.perBankRdBursts::14 956157 # Per bank write bursts
+system.physmem.perBankRdBursts::15 955923 # Per bank write bursts
+system.physmem.perBankWrBursts::0 6634 # Per bank write bursts
+system.physmem.perBankWrBursts::1 6445 # Per bank write bursts
+system.physmem.perBankWrBursts::2 6533 # Per bank write bursts
+system.physmem.perBankWrBursts::3 6602 # Per bank write bursts
+system.physmem.perBankWrBursts::4 6504 # Per bank write bursts
+system.physmem.perBankWrBursts::5 6748 # Per bank write bursts
+system.physmem.perBankWrBursts::6 6784 # Per bank write bursts
+system.physmem.perBankWrBursts::7 6699 # Per bank write bursts
+system.physmem.perBankWrBursts::8 7075 # Per bank write bursts
+system.physmem.perBankWrBursts::9 6807 # Per bank write bursts
+system.physmem.perBankWrBursts::10 6488 # Per bank write bursts
+system.physmem.perBankWrBursts::11 6148 # Per bank write bursts
+system.physmem.perBankWrBursts::12 7101 # Per bank write bursts
+system.physmem.perBankWrBursts::13 6684 # Per bank write bursts
+system.physmem.perBankWrBursts::14 7006 # Per bank write bursts
+system.physmem.perBankWrBursts::15 6854 # Per bank write bursts
+system.physmem.rdPerTurnAround::samples 6216 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean 2460.607465 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev 89585.482628 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-262143 6210 99.90% 99.90% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::786432-1.04858e+06 2 0.03% 99.94% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::1.04858e+06-1.31072e+06 1 0.02% 99.95% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::1.31072e+06-1.57286e+06 1 0.02% 99.97% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::2.62144e+06-2.88358e+06 1 0.02% 99.98% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::6.02931e+06-6.29146e+06 1 0.02% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total 6216 # Reads before turning the bus around for writes
+system.physmem.rdQLenPdf::0 1112302 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 958564 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 963836 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 1083179 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 974176 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 1042396 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 2682768 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 2583039 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 3365419 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 138919 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 118710 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 109585 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 106194 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 19284 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 18426 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 18172 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 159 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 8 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.readBursts 15296804 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 38 # Read request sizes (log2)
+system.physmem.readPktSize::3 15138816 # Read request sizes (log2)
+system.physmem.readPktSize::4 0 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 157950 # Read request sizes (log2)
+system.physmem.readReqs 15296804 # Number of read requests accepted
+system.physmem.readRowHitRate 93.48 # Row buffer hit rate for reads
+system.physmem.readRowHits 14297551 # Number of row buffer hits during reads
+system.physmem.servicedByWrQ 1668 # Number of DRAM read bursts serviced by the write queue
+system.physmem.totBusLat 76475680000 # Total ticks spent in databus transfers
+system.physmem.totGap 2567689117500 # Total gap between requests
+system.physmem.totMemAccLat 682754832250 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totQLat 395971032250 # Total ticks spent queuing
+system.physmem.wrPerTurnAround::samples 6216 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean 17.231660 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean 17.203648 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev 0.973536 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16 2382 38.32% 38.32% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::17 22 0.35% 38.67% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::18 3802 61.16% 99.84% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::19 10 0.16% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total 6216 # Writes before turning the bus around for reads
+system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 3810 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 3834 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 6190 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 6217 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 6219 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 6217 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 6218 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 6217 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 6220 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 6217 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 6219 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 6222 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 6225 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 6221 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 6217 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 6216 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 6216 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 6216 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
+system.physmem.writeBursts 813855 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 754018 # Write request sizes (log2)
+system.physmem.writePktSize::3 0 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 59837 # Write request sizes (log2)
+system.physmem.writeReqs 813855 # Number of write requests accepted
+system.physmem.writeRowHitRate 83.67 # Row buffer hit rate for writes
+system.physmem.writeRowHits 89636 # Number of row buffer hits during writes
+system.realview.nvmem.bw_inst_read::cpu.inst 100 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::total 100 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::cpu.inst 100 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::total 100 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu.inst 100 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::total 100 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bytes_inst_read::cpu.inst 256 # Number of instructions bytes read from this memory
+system.realview.nvmem.bytes_inst_read::total 256 # Number of instructions bytes read from this memory
+system.realview.nvmem.bytes_read::cpu.inst 256 # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::total 256 # Number of bytes read from this memory
+system.realview.nvmem.num_reads::cpu.inst 4 # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::total 4 # Number of read requests responded to by this memory
+system.voltage_domain.voltage 1 # Voltage in Volts
+
+---------- End Simulation Statistics ----------
--- /dev/null
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
+boot_osflags=a
+cache_line_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+init_param=0
+kernel=
+load_addr_mask=1099511627775
+load_offset=0
+mem_mode=timing
+mem_ranges=
+memories=system.physmem
+num_work_ids=16
+readfile=
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=MinorCPU
+children=branchPred dcache dstage2_mmu dtb executeFuncUnits icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dstage2_mmu=system.cpu.dstage2_mmu
+dtb=system.cpu.dtb
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+istage2_mmu=system.cpu.istage2_mmu
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+switched_out=false
+system=system
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=BranchPredictor
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+predType=tournament
+
+[system.cpu.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=262144
+system=system
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.slave[1]
+
+[system.cpu.dcache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=262144
+
+[system.cpu.dstage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb
+tlb=system.cpu.dtb
+
+[system.cpu.dstage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.dstage2_mmu.stage2_tlb.walker
+
+[system.cpu.dstage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[5]
+
+[system.cpu.dtb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.dtb.walker
+
+[system.cpu.dtb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[3]
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=131072
+system=system
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.icache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=131072
+
+[system.cpu.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=ArmISA
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=1052678
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=0
+id_aa64isar1_el1=0
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=0
+id_aa64pfr0_el1=17
+id_aa64pfr1_el1=0
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=0
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_pfr0=49
+id_pfr1=4113
+midr=1091551472
+system=system
+
+[system.cpu.istage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.istage2_mmu.stage2_tlb
+tlb=system.cpu.itb
+
+[system.cpu.istage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.istage2_mmu.stage2_tlb.walker
+
+[system.cpu.istage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[4]
+
+[system.cpu.itb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.itb.walker
+
+[system.cpu.itb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[2]
+
+[system.cpu.l2cache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tags=system.cpu.l2cache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
+
+[system.cpu.l2cache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=2097152
+
+[system.cpu.toL2Bus]
+type=CoherentBus
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=32
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port system.cpu.istage2_mmu.stage2_tlb.walker.port system.cpu.dstage2_mmu.stage2_tlb.walker.port
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=mcf mcf.in
+cwd=build/ARM/tests/opt/long/se/10.mcf/arm/linux/minor-timing
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/arm/projectscratch/pd/sysrandd/dist/cpu2000/binaries/arm/linux/mcf
+gid=100
+input=/arm/projectscratch/pd/sysrandd/dist/cpu2000/data/mcf/smred/input/mcf.in
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=55300000000
+system=system
+uid=100
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.membus]
+type=CoherentBus
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=8
+master=system.physmem.port
+slave=system.system_port system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=DRAMCtrl
+activation_limit=4
+addr_mapping=RoRaBaChCo
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+devices_per_rank=8
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=0:268435455
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCL=13750
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=300000
+tRP=13750
+tRRD=6250
+tWTR=7500
+tXAW=40000
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[0]
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
--- /dev/null
+warn: Sockets disabled, not accepting gdb connections
--- /dev/null
+Redirecting stdout to build/ARM/tests/opt/long/se/10.mcf/arm/linux/minor-timing/simout
+Redirecting stderr to build/ARM/tests/opt/long/se/10.mcf/arm/linux/minor-timing/simerr
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled May 7 2014 10:57:46
+gem5 started May 7 2014 16:03:40
+gem5 executing on cz3211bhr8
+command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/10.mcf/arm/linux/minor-timing -re tests/run.py build/ARM/tests/opt/long/se/10.mcf/arm/linux/minor-timing
+Global frequency set at 1000000000000 ticks per second
+ 0: system.cpu.isa: ISA system set to: 0 0x11aa5150
+info: Entering event queue @ 0. Starting simulation...
+
+MCF SPEC version 1.6.I
+by Andreas Loebel
+Copyright (c) 1998,1999 ZIB Berlin
+All Rights Reserved.
+
+nodes : 500
+active arcs : 1905
+simplex iterations : 1502
+flow value : 4990014995
+new implicit arcs : 23867
+active arcs : 25772
+simplex iterations : 2663
+flow value : 3080014995
+checksum : 68389
+optimal
+Exiting @ tick 61276704500 because target called exit()
--- /dev/null
+
+---------- Begin Simulation Statistics ----------
+final_tick 61269894500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate 246086 # Simulator instruction rate (inst/s)
+host_mem_usage 426904 # Number of bytes of host memory used
+host_op_rate 247853 # Simulator op (including micro ops) rate (op/s)
+host_seconds 368.18 # Real time elapsed on the host
+host_tick_rate 166415131 # Simulator tick rate (ticks/s)
+sim_freq 1000000000000 # Frequency of simulated ticks
+sim_insts 90602849 # Number of instructions simulated
+sim_ops 91253402 # Number of ops (including micro ops) simulated
+sim_seconds 0.061270 # Number of seconds simulated
+sim_ticks 61269894500 # Number of ticks simulated
+system.clk_domain.clock 1000 # Clock period in ticks
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 98.707356 # BTB Hit Percentage
+system.cpu.branchPred.BTBHits 8859613 # Number of BTB hits
+system.cpu.branchPred.BTBLookups 8975636 # Number of BTB lookups
+system.cpu.branchPred.RASInCorrect 1020 # Number of incorrect RAS predictions.
+system.cpu.branchPred.condIncorrect 765388 # Number of conditional branches incorrect
+system.cpu.branchPred.condPredicted 17116903 # Number of conditional branches predicted
+system.cpu.branchPred.lookups 20794461 # Number of BP lookups
+system.cpu.branchPred.usedRAS 54785 # Number of times the RAS was used to get a target.
+system.cpu.committedInsts 90602849 # Number of instructions committed
+system.cpu.committedOps 91253402 # Number of ops (including micro ops) committed
+system.cpu.cpi 1.352494 # CPI: cycles per instruction
+system.cpu.dcache.LoadLockedReq_accesses::cpu.inst 3887 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_accesses::total 3887 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_hits::cpu.inst 3887 # number of LoadLockedReq hits
+system.cpu.dcache.LoadLockedReq_hits::total 3887 # number of LoadLockedReq hits
+system.cpu.dcache.ReadReq_accesses::cpu.inst 22606743 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 22606743 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 13018.894340 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 13018.894340 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 11024.761855 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11024.761855 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits::cpu.inst 21691800 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 21691800 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency::cpu.inst 11911546244 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 11911546244 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.040472 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.040472 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses::cpu.inst 914943 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 914943 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 11527 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 11527 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 9959946256 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 9959946256 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.039962 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.039962 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 903416 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 903416 # number of ReadReq MSHR misses
+system.cpu.dcache.StoreCondReq_accesses::cpu.inst 3887 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_accesses::total 3887 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_hits::cpu.inst 3887 # number of StoreCondReq hits
+system.cpu.dcache.StoreCondReq_hits::total 3887 # number of StoreCondReq hits
+system.cpu.dcache.WriteReq_accesses::cpu.inst 4734981 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 4734981 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 31690.074425 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 31690.074425 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 28535.254491 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28535.254491 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits::cpu.inst 4661081 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 4661081 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency::cpu.inst 2341896500 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 2341896500 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.015607 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.015607 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses::cpu.inst 73900 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 73900 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 27140 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 27140 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 1334308500 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 1334308500 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.009875 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009875 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 46760 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 46760 # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.demand_accesses::cpu.inst 27341724 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 27341724 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency::cpu.inst 14414.262673 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 14414.262673 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 11886.487089 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 11886.487089 # average overall mshr miss latency
+system.cpu.dcache.demand_hits::cpu.inst 26352881 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 26352881 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency::cpu.inst 14253442744 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 14253442744 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate::cpu.inst 0.036166 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.036166 # miss rate for demand accesses
+system.cpu.dcache.demand_misses::cpu.inst 988843 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 988843 # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits::cpu.inst 38667 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 38667 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 11294254756 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 11294254756 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.034752 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.034752 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses::cpu.inst 950176 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 950176 # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.overall_accesses::cpu.inst 27341724 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 27341724 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency::cpu.inst 14414.262673 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 14414.262673 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 11886.487089 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 11886.487089 # average overall mshr miss latency
+system.cpu.dcache.overall_hits::cpu.inst 26352881 # number of overall hits
+system.cpu.dcache.overall_hits::total 26352881 # number of overall hits
+system.cpu.dcache.overall_miss_latency::cpu.inst 14253442744 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 14253442744 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate::cpu.inst 0.036166 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.036166 # miss rate for overall accesses
+system.cpu.dcache.overall_misses::cpu.inst 988843 # number of overall misses
+system.cpu.dcache.overall_misses::total 988843 # number of overall misses
+system.cpu.dcache.overall_mshr_hits::cpu.inst 38667 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 38667 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 11294254756 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 11294254756 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.034752 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.034752 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses::cpu.inst 950176 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 950176 # number of overall MSHR misses
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 247 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 2200 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 1649 # Occupied blocks per task id
+system.cpu.dcache.tags.avg_refs 27.742918 # Average number of references to valid blocks.
+system.cpu.dcache.tags.data_accesses 55649172 # Number of data accesses
+system.cpu.dcache.tags.occ_blocks::cpu.inst 3618.532737 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.inst 0.883431 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.883431 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.replacements 946080 # number of replacements
+system.cpu.dcache.tags.sampled_refs 950176 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.tag_accesses 55649172 # Number of tag accesses
+system.cpu.dcache.tags.tagsinuse 3618.532737 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 26360655 # Total number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 20496262250 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks::writebacks 943298 # number of writebacks
+system.cpu.dcache.writebacks::total 943298 # number of writebacks
+system.cpu.discardedOps 2065378 # Number of ops (including micro ops) which were discarded before commit
+system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.dtb.accesses 0 # DTB accesses
+system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dtb.hits 0 # DTB hits
+system.cpu.dtb.inst_accesses 0 # ITB inst accesses
+system.cpu.dtb.inst_hits 0 # ITB inst hits
+system.cpu.dtb.inst_misses 0 # ITB inst misses
+system.cpu.dtb.misses 0 # DTB misses
+system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.dtb.read_accesses 0 # DTB read accesses
+system.cpu.dtb.read_hits 0 # DTB read hits
+system.cpu.dtb.read_misses 0 # DTB read misses
+system.cpu.dtb.write_accesses 0 # DTB write accesses
+system.cpu.dtb.write_hits 0 # DTB write hits
+system.cpu.dtb.write_misses 0 # DTB write misses
+system.cpu.icache.ReadReq_accesses::cpu.inst 27818907 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 27818907 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68915.429630 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 68915.429630 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 66500.619753 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66500.619753 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits::cpu.inst 27818097 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 27818097 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 55821498 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 55821498 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000029 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000029 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses::cpu.inst 810 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 810 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 53865502 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 53865502 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000029 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000029 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 810 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 810 # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.demand_accesses::cpu.inst 27818907 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 27818907 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 68915.429630 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 68915.429630 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 66500.619753 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 66500.619753 # average overall mshr miss latency
+system.cpu.icache.demand_hits::cpu.inst 27818097 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 27818097 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency::cpu.inst 55821498 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 55821498 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate::cpu.inst 0.000029 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000029 # miss rate for demand accesses
+system.cpu.icache.demand_misses::cpu.inst 810 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 810 # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 53865502 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 53865502 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000029 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000029 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses::cpu.inst 810 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 810 # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.icache.overall_accesses::cpu.inst 27818907 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 27818907 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 68915.429630 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 68915.429630 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 66500.619753 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 66500.619753 # average overall mshr miss latency
+system.cpu.icache.overall_hits::cpu.inst 27818097 # number of overall hits
+system.cpu.icache.overall_hits::total 27818097 # number of overall hits
+system.cpu.icache.overall_miss_latency::cpu.inst 55821498 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 55821498 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate::cpu.inst 0.000029 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000029 # miss rate for overall accesses
+system.cpu.icache.overall_misses::cpu.inst 810 # number of overall misses
+system.cpu.icache.overall_misses::total 810 # number of overall misses
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 53865502 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 53865502 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000029 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000029 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses::cpu.inst 810 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 810 # number of overall MSHR misses
+system.cpu.icache.tags.age_task_id_blocks_1024::0 44 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::2 13 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::4 748 # Occupied blocks per task id
+system.cpu.icache.tags.avg_refs 34343.329630 # Average number of references to valid blocks.
+system.cpu.icache.tags.data_accesses 55638624 # Number of data accesses
+system.cpu.icache.tags.occ_blocks::cpu.inst 696.774140 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.340222 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.340222 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 805 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.393066 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.replacements 5 # number of replacements
+system.cpu.icache.tags.sampled_refs 810 # Sample count of references to valid blocks.
+system.cpu.icache.tags.tag_accesses 55638624 # Number of tag accesses
+system.cpu.icache.tags.tagsinuse 696.774140 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 27818097 # Total number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.idleCycles 13105167 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.ipc 0.739375 # IPC: instructions per cycle
+system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.itb.accesses 0 # DTB accesses
+system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.itb.hits 0 # DTB hits
+system.cpu.itb.inst_accesses 0 # ITB inst accesses
+system.cpu.itb.inst_hits 0 # ITB inst hits
+system.cpu.itb.inst_misses 0 # ITB inst misses
+system.cpu.itb.misses 0 # DTB misses
+system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses::cpu.inst 46760 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 46760 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 65946.757667 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 65946.757667 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 53094.192683 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 53094.192683 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits::cpu.inst 32218 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_hits::total 32218 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 958997750 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 958997750 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.310992 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.310992 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses::cpu.inst 14542 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 14542 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 772095750 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 772095750 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.310992 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.310992 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 14542 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 14542 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 904226 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 904226 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69821.699905 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 69821.699905 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 57393.301435 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 57393.301435 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits::cpu.inst 903173 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 903173 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 73522250 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 73522250 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.001165 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.001165 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 1053 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 1053 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 8 # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_hits::total 8 # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 59976000 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 59976000 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.001156 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.001156 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 1045 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 1045 # number of ReadReq MSHR misses
+system.cpu.l2cache.Writeback_accesses::writebacks 943298 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::total 943298 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits::writebacks 943298 # number of Writeback hits
+system.cpu.l2cache.Writeback_hits::total 943298 # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.demand_accesses::cpu.inst 950986 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 950986 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 66208.400128 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 66208.400128 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 53382.418041 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 53382.418041 # average overall mshr miss latency
+system.cpu.l2cache.demand_hits::cpu.inst 935391 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 935391 # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency::cpu.inst 1032520000 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 1032520000 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.016399 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.016399 # miss rate for demand accesses
+system.cpu.l2cache.demand_misses::cpu.inst 15595 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 15595 # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_hits::cpu.inst 8 # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_hits::total 8 # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 832071750 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 832071750 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.016390 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.016390 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 15587 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 15587 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.overall_accesses::cpu.inst 950986 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 950986 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 66208.400128 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 66208.400128 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 53382.418041 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 53382.418041 # average overall mshr miss latency
+system.cpu.l2cache.overall_hits::cpu.inst 935391 # number of overall hits
+system.cpu.l2cache.overall_hits::total 935391 # number of overall hits
+system.cpu.l2cache.overall_miss_latency::cpu.inst 1032520000 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 1032520000 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.016399 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.016399 # miss rate for overall accesses
+system.cpu.l2cache.overall_misses::cpu.inst 15595 # number of overall misses
+system.cpu.l2cache.overall_misses::total 15595 # number of overall misses
+system.cpu.l2cache.overall_mshr_hits::cpu.inst 8 # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_hits::total 8 # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 832071750 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 832071750 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.016390 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.016390 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 15587 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 15587 # number of overall MSHR misses
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 49 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 14 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::2 524 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1094 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 13889 # Occupied blocks per task id
+system.cpu.l2cache.tags.avg_refs 117.618626 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.data_accesses 15216602 # Number of data accesses
+system.cpu.l2cache.tags.occ_blocks::writebacks 9366.525575 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 902.408366 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::writebacks 0.285844 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.027539 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.313383 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 15570 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.475159 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.sampled_refs 15570 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.tag_accesses 15216602 # Number of tag accesses
+system.cpu.l2cache.tags.tagsinuse 10268.933941 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 1831322 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.numCycles 122539789 # number of cpu cycles simulated
+system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.tickCycles 109434622 # Number of cycles that the CPU actually ticked
+system.cpu.toL2Bus.data_through_bus 121234176 # Total data (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1620 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2843650 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 2845270 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.reqLayer0.occupancy 1890440000 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 3.1 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 1382998 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 1428632744 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 2.3 # Layer utilization (%)
+system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.cpu.toL2Bus.throughput 1978690791 # Throughput (bytes/s)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 51840 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 121182336 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 121234176 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.trans_dist::ReadReq 904226 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 904226 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback 943298 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 46760 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 46760 # Transaction distribution
+system.cpu.workload.num_syscalls 442 # Number of system calls
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.membus.data_through_bus 997568 # Total data (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 31174 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 31174 # Packet count per connected master and slave (bytes)
+system.membus.reqLayer0.occupancy 21774500 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
+system.membus.respLayer1.occupancy 149672750 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 0.2 # Layer utilization (%)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.membus.throughput 16281536 # Throughput (bytes/s)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 997568 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 997568 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadReq 1045 # Transaction distribution
+system.membus.trans_dist::ReadResp 1045 # Transaction distribution
+system.membus.trans_dist::ReadExReq 14542 # Transaction distribution
+system.membus.trans_dist::ReadExResp 14542 # Transaction distribution
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgGap 3930827.39 # Average gap between requests
+system.physmem.avgMemAccLat 23360.33 # Average memory access latency per DRAM burst
+system.physmem.avgQLat 4610.33 # Average queueing delay per DRAM burst
+system.physmem.avgRdBW 16.28 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgRdBWSys 16.28 # Average system read bandwidth in MiByte/s
+system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing
+system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
+system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
+system.physmem.busUtil 0.13 # Data bus utilization in percentage
+system.physmem.busUtilRead 0.13 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
+system.physmem.bw_inst_read::cpu.inst 816845 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 816845 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 16281536 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 16281536 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 16281536 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 16281536 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytesPerActivate::samples 1547 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 643.557854 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 434.536592 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 403.240998 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 258 16.68% 16.68% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 197 12.73% 29.41% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 72 4.65% 34.07% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 57 3.68% 37.75% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 69 4.46% 42.21% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 102 6.59% 48.80% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 43 2.78% 51.58% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 57 3.68% 55.27% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 692 44.73% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 1547 # Bytes accessed per row activation
+system.physmem.bytesReadDRAM 997568 # Total number of bytes read from DRAM
+system.physmem.bytesReadSys 997568 # Total read bytes from the system interface side
+system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
+system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
+system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
+system.physmem.bytes_inst_read::cpu.inst 50048 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 50048 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::cpu.inst 997568 # Number of bytes read from this memory
+system.physmem.bytes_read::total 997568 # Number of bytes read from this memory
+system.physmem.memoryStateTime::IDLE 55978709750 # Time in different power states
+system.physmem.memoryStateTime::REF 2045680000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 3241107750 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
+system.physmem.num_reads::cpu.inst 15587 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 15587 # Number of read requests responded to by this memory
+system.physmem.pageHitRate 90.01 # Row buffer hit rate, read and write combined
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.perBankRdBursts::0 994 # Per bank write bursts
+system.physmem.perBankRdBursts::1 891 # Per bank write bursts
+system.physmem.perBankRdBursts::2 951 # Per bank write bursts
+system.physmem.perBankRdBursts::3 1028 # Per bank write bursts
+system.physmem.perBankRdBursts::4 1052 # Per bank write bursts
+system.physmem.perBankRdBursts::5 1115 # Per bank write bursts
+system.physmem.perBankRdBursts::6 1088 # Per bank write bursts
+system.physmem.perBankRdBursts::7 1088 # Per bank write bursts
+system.physmem.perBankRdBursts::8 1024 # Per bank write bursts
+system.physmem.perBankRdBursts::9 962 # Per bank write bursts
+system.physmem.perBankRdBursts::10 941 # Per bank write bursts
+system.physmem.perBankRdBursts::11 899 # Per bank write bursts
+system.physmem.perBankRdBursts::12 904 # Per bank write bursts
+system.physmem.perBankRdBursts::13 869 # Per bank write bursts
+system.physmem.perBankRdBursts::14 877 # Per bank write bursts
+system.physmem.perBankRdBursts::15 904 # Per bank write bursts
+system.physmem.perBankWrBursts::0 0 # Per bank write bursts
+system.physmem.perBankWrBursts::1 0 # Per bank write bursts
+system.physmem.perBankWrBursts::2 0 # Per bank write bursts
+system.physmem.perBankWrBursts::3 0 # Per bank write bursts
+system.physmem.perBankWrBursts::4 0 # Per bank write bursts
+system.physmem.perBankWrBursts::5 0 # Per bank write bursts
+system.physmem.perBankWrBursts::6 0 # Per bank write bursts
+system.physmem.perBankWrBursts::7 0 # Per bank write bursts
+system.physmem.perBankWrBursts::8 0 # Per bank write bursts
+system.physmem.perBankWrBursts::9 0 # Per bank write bursts
+system.physmem.perBankWrBursts::10 0 # Per bank write bursts
+system.physmem.perBankWrBursts::11 0 # Per bank write bursts
+system.physmem.perBankWrBursts::12 0 # Per bank write bursts
+system.physmem.perBankWrBursts::13 0 # Per bank write bursts
+system.physmem.perBankWrBursts::14 0 # Per bank write bursts
+system.physmem.perBankWrBursts::15 0 # Per bank write bursts
+system.physmem.rdQLenPdf::0 15468 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 110 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 9 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.readBursts 15587 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 0 # Read request sizes (log2)
+system.physmem.readPktSize::3 0 # Read request sizes (log2)
+system.physmem.readPktSize::4 0 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 15587 # Read request sizes (log2)
+system.physmem.readReqs 15587 # Number of read requests accepted
+system.physmem.readRowHitRate 90.01 # Row buffer hit rate for reads
+system.physmem.readRowHits 14030 # Number of row buffer hits during reads
+system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
+system.physmem.totBusLat 77935000 # Total ticks spent in databus transfers
+system.physmem.totGap 61269806500 # Total gap between requests
+system.physmem.totMemAccLat 364117500 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totQLat 71861250 # Total ticks spent queuing
+system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
+system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 0 # Write request sizes (log2)
+system.physmem.writePktSize::3 0 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 0 # Write request sizes (log2)
+system.physmem.writeReqs 0 # Number of write requests accepted
+system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
+system.physmem.writeRowHits 0 # Number of row buffer hits during writes
+system.voltage_domain.voltage 1 # Voltage in Volts
+
+---------- End Simulation Statistics ----------
--- /dev/null
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
+boot_osflags=a
+cache_line_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+init_param=0
+kernel=
+load_addr_mask=1099511627775
+load_offset=0
+mem_mode=timing
+mem_ranges=
+memories=system.physmem
+num_work_ids=16
+readfile=
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=MinorCPU
+children=branchPred dcache dtb executeFuncUnits icache interrupts isa itb l2cache toL2Bus tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dtb=system.cpu.dtb
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+switched_out=false
+system=system
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=BranchPredictor
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+predType=tournament
+
+[system.cpu.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=262144
+system=system
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.slave[1]
+
+[system.cpu.dcache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=262144
+
+[system.cpu.dtb]
+type=AlphaTLB
+eventq_index=0
+size=64
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=131072
+system=system
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.icache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=131072
+
+[system.cpu.interrupts]
+type=AlphaInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=AlphaISA
+eventq_index=0
+system=system
+
+[system.cpu.itb]
+type=AlphaTLB
+eventq_index=0
+size=48
+
+[system.cpu.l2cache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tags=system.cpu.l2cache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
+
+[system.cpu.l2cache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=2097152
+
+[system.cpu.toL2Bus]
+type=CoherentBus
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=32
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=parser 2.1.dict -batch
+cwd=build/ALPHA/tests/opt/long/se/20.parser/alpha/tru64/minor-timing
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/arm/projectscratch/pd/sysrandd/dist/cpu2000/binaries/alpha/tru64/parser
+gid=100
+input=/arm/projectscratch/pd/sysrandd/dist/cpu2000/data/parser/mdred/input/parser.in
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=114600000000
+system=system
+uid=100
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.membus]
+type=CoherentBus
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=8
+master=system.physmem.port
+slave=system.system_port system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=DRAMCtrl
+activation_limit=4
+addr_mapping=RoRaBaChCo
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+devices_per_rank=8
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=0:134217727
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCL=13750
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=300000
+tRP=13750
+tRRD=6250
+tWTR=7500
+tXAW=40000
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[0]
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
--- /dev/null
+warn: Sockets disabled, not accepting gdb connections
+warn: Prefetch instructions in Alpha do not do anything
+warn: Prefetch instructions in Alpha do not do anything
+warn: Prefetch instructions in Alpha do not do anything
+warn: ignoring syscall sigprocmask(18446744073709547831, 1, ...)
--- /dev/null
+Redirecting stdout to build/ALPHA/tests/opt/long/se/20.parser/alpha/tru64/minor-timing/simout
+Redirecting stderr to build/ALPHA/tests/opt/long/se/20.parser/alpha/tru64/minor-timing/simerr
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled May 7 2014 10:41:53
+gem5 started May 7 2014 16:13:15
+gem5 executing on cz3212c2d7
+command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/20.parser/alpha/tru64/minor-timing -re tests/run.py build/ALPHA/tests/opt/long/se/20.parser/alpha/tru64/minor-timing
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0. Starting simulation...
+info: Increasing stack size by one page.
+
+ Reading the dictionary files: *************************************************
+
+
+Welcome to the Link Parser -- Version 2.1
+
+ Copyright (C) 1991-1995 Daniel Sleator and Davy Temperley
+
+Processing sentences in batch mode
+
+Echoing of input sentence turned on.
+* as had expected the party to be a success , it was a success
+* do you know where John 's
+* he said that , finding that it was impossible to get work as a waiter , he would work as a janitor
+* how fast the program is it
+* I am wondering whether to invite to the party
+* I gave him for his birthday it
+* I thought terrible after our discussion
+* I wonder how much money have you earned
+* Janet who is an expert on dogs helped me choose one
+* she interviewed more programmers than was hired
+* such flowers are found chiefly particularly in Europe
+* the dogs some of which were very large ran after the man
+* the man whom I play tennis is here
+* there is going to be an important meeting January
+* to pretend that our program is usable in its current form would be happy
+* we're thinking about going to a movie this theater
+* which dog you said you chased
+- also invited to the meeting were several prominent scientists
+- he ran home so quickly that his mother could hardly believe he had called from school
+- so many people attended that they spilled over into several neighboring fields
+- voting in favor of the bill were 36 Republicans and 4 moderate Democrats
+: Grace may not be possible to fix the problem
+ any program as good as ours should be useful
+ biochemically , I think the experiment has a lot of problems
+ Fred has had five years of experience as a programmer
+ he is looking for another job
+ how did John do it
+ how many more people do you think will come
+ how much more spilled
+ I have more money than John has time
+ I made it clear that I was angry
+ I wonder how John did it
+ I wonder how much more quickly he ran
+ invite John and whoever else you want to invite
+ it is easier to ignore the problem than it is to solve it
+ many who initially supported Thomas later changed their minds
+ neither Mary nor Louise are coming to the party
+ she interviewed more programmers than were hired
+ telling Joe that Sue was coming to the party would create a real problem
+ the man with whom I play tennis is here
+ there is a dog in the park
+ this is not the man we know and love
+ we like to eat at restaurants , usually on weekends
+ what did John say he thought you should do
+ about 2 million people attended
+ the five best costumes got prizes
+No errors!
+Exiting @ tick 409513954500 because target called exit()
--- /dev/null
+
+---------- Begin Simulation Statistics ----------
+final_tick 409828126500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate 259766 # Simulator instruction rate (inst/s)
+host_mem_usage 250424 # Number of bytes of host memory used
+host_op_rate 259766 # Simulator op (including micro ops) rate (op/s)
+host_seconds 2355.59 # Real time elapsed on the host
+host_tick_rate 173981398 # Simulator tick rate (ticks/s)
+sim_freq 1000000000000 # Frequency of simulated ticks
+sim_insts 611901617 # Number of instructions simulated
+sim_ops 611901617 # Number of ops (including micro ops) simulated
+sim_seconds 0.409828 # Number of seconds simulated
+sim_ticks 409828126500 # Number of ticks simulated
+system.clk_domain.clock 1000 # Clock period in ticks
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 94.066276 # BTB Hit Percentage
+system.cpu.branchPred.BTBHits 67266528 # Number of BTB hits
+system.cpu.branchPred.BTBLookups 71509717 # Number of BTB lookups
+system.cpu.branchPred.RASInCorrect 1120898 # Number of incorrect RAS predictions.
+system.cpu.branchPred.condIncorrect 6389580 # Number of conditional branches incorrect
+system.cpu.branchPred.condPredicted 87724444 # Number of conditional branches predicted
+system.cpu.branchPred.lookups 123843348 # Number of BP lookups
+system.cpu.branchPred.usedRAS 14941692 # Number of times the RAS was used to get a target.
+system.cpu.committedInsts 611901617 # Number of instructions committed
+system.cpu.committedOps 611901617 # Number of ops (including micro ops) committed
+system.cpu.cpi 1.339523 # CPI: cycles per instruction
+system.cpu.dcache.ReadReq_accesses::cpu.inst 148791104 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 148791104 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 19067.269367 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 19067.269367 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 17118.543589 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17118.543589 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits::cpu.inst 146883081 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 146883081 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency::cpu.inst 36380788500 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 36380788500 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.012824 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.012824 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses::cpu.inst 1908023 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 1908023 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 143343 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 143343 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 30208751500 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 30208751500 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.011860 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.011860 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 1764680 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 1764680 # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_accesses::cpu.inst 57210034 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 57210034 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 29178.748051 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 29178.748051 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 27324.419197 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27324.419197 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits::cpu.inst 55666185 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 55666185 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency::cpu.inst 45047581000 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 45047581000 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.026986 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.026986 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses::cpu.inst 1543849 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 1543849 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 769059 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 769059 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 21170686750 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 21170686750 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.013543 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.013543 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 774790 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 774790 # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.demand_accesses::cpu.inst 206001138 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 206001138 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency::cpu.inst 23589.626006 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 23589.626006 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 20232.347005 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 20232.347005 # average overall mshr miss latency
+system.cpu.dcache.demand_hits::cpu.inst 202549266 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 202549266 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency::cpu.inst 81428369500 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 81428369500 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate::cpu.inst 0.016757 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.016757 # miss rate for demand accesses
+system.cpu.dcache.demand_misses::cpu.inst 3451872 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 3451872 # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits::cpu.inst 912402 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 912402 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 51379438250 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 51379438250 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.012327 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.012327 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses::cpu.inst 2539470 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 2539470 # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.overall_accesses::cpu.inst 206001138 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 206001138 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency::cpu.inst 23589.626006 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 23589.626006 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 20232.347005 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 20232.347005 # average overall mshr miss latency
+system.cpu.dcache.overall_hits::cpu.inst 202549266 # number of overall hits
+system.cpu.dcache.overall_hits::total 202549266 # number of overall hits
+system.cpu.dcache.overall_miss_latency::cpu.inst 81428369500 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 81428369500 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate::cpu.inst 0.016757 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.016757 # miss rate for overall accesses
+system.cpu.dcache.overall_misses::cpu.inst 3451872 # number of overall misses
+system.cpu.dcache.overall_misses::total 3451872 # number of overall misses
+system.cpu.dcache.overall_mshr_hits::cpu.inst 912402 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 912402 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 51379438250 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 51379438250 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.012327 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.012327 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses::cpu.inst 2539470 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 2539470 # number of overall MSHR misses
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 54 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 68 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 829 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::3 3145 # Occupied blocks per task id
+system.cpu.dcache.tags.avg_refs 79.760448 # Average number of references to valid blocks.
+system.cpu.dcache.tags.data_accesses 414541746 # Number of data accesses
+system.cpu.dcache.tags.occ_blocks::cpu.inst 4087.758169 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.inst 0.997988 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.997988 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.replacements 2535374 # number of replacements
+system.cpu.dcache.tags.sampled_refs 2539470 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.tag_accesses 414541746 # Number of tag accesses
+system.cpu.dcache.tags.tagsinuse 4087.758169 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 202549266 # Total number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 1608263250 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks::writebacks 2340003 # number of writebacks
+system.cpu.dcache.writebacks::total 2340003 # number of writebacks
+system.cpu.discardedOps 13239611 # Number of ops (including micro ops) which were discarded before commit
+system.cpu.dtb.data_accesses 207242011 # DTB accesses
+system.cpu.dtb.data_acv 0 # DTB access violations
+system.cpu.dtb.data_hits 206630168 # DTB hits
+system.cpu.dtb.data_misses 611843 # DTB misses
+system.cpu.dtb.fetch_accesses 0 # ITB accesses
+system.cpu.dtb.fetch_acv 0 # ITB acv
+system.cpu.dtb.fetch_hits 0 # ITB hits
+system.cpu.dtb.fetch_misses 0 # ITB misses
+system.cpu.dtb.read_accesses 149856039 # DTB read accesses
+system.cpu.dtb.read_acv 0 # DTB read access violations
+system.cpu.dtb.read_hits 149313819 # DTB read hits
+system.cpu.dtb.read_misses 542220 # DTB read misses
+system.cpu.dtb.write_accesses 57385972 # DTB write accesses
+system.cpu.dtb.write_acv 0 # DTB write access violations
+system.cpu.dtb.write_hits 57316349 # DTB write hits
+system.cpu.dtb.write_misses 69623 # DTB write misses
+system.cpu.icache.ReadReq_accesses::cpu.inst 226025524 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 226025524 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 45550.859313 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 45550.859313 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 43330.035971 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43330.035971 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits::cpu.inst 226020520 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 226020520 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 227936500 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 227936500 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000022 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000022 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses::cpu.inst 5004 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 5004 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 216823500 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 216823500 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000022 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000022 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 5004 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 5004 # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.demand_accesses::cpu.inst 226025524 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 226025524 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 45550.859313 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 45550.859313 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 43330.035971 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 43330.035971 # average overall mshr miss latency
+system.cpu.icache.demand_hits::cpu.inst 226020520 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 226020520 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency::cpu.inst 227936500 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 227936500 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate::cpu.inst 0.000022 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000022 # miss rate for demand accesses
+system.cpu.icache.demand_misses::cpu.inst 5004 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 5004 # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 216823500 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 216823500 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000022 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000022 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses::cpu.inst 5004 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 5004 # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.icache.overall_accesses::cpu.inst 226025524 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 226025524 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 45550.859313 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 45550.859313 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 43330.035971 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 43330.035971 # average overall mshr miss latency
+system.cpu.icache.overall_hits::cpu.inst 226020520 # number of overall hits
+system.cpu.icache.overall_hits::total 226020520 # number of overall hits
+system.cpu.icache.overall_miss_latency::cpu.inst 227936500 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 227936500 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate::cpu.inst 0.000022 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000022 # miss rate for overall accesses
+system.cpu.icache.overall_misses::cpu.inst 5004 # number of overall misses
+system.cpu.icache.overall_misses::total 5004 # number of overall misses
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 216823500 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 216823500 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000022 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000022 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses::cpu.inst 5004 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 5004 # number of overall MSHR misses
+system.cpu.icache.tags.age_task_id_blocks_1024::0 78 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 68 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::2 16 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::3 77 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::4 1590 # Occupied blocks per task id
+system.cpu.icache.tags.avg_refs 45167.969624 # Average number of references to valid blocks.
+system.cpu.icache.tags.data_accesses 452056052 # Number of data accesses
+system.cpu.icache.tags.occ_blocks::cpu.inst 1117.136811 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.545477 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.545477 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 1829 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.893066 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.replacements 3175 # number of replacements
+system.cpu.icache.tags.sampled_refs 5004 # Sample count of references to valid blocks.
+system.cpu.icache.tags.tag_accesses 452056052 # Number of tag accesses
+system.cpu.icache.tags.tagsinuse 1117.136811 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 226020520 # Total number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.idleCycles 81747250 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.ipc 0.746534 # IPC: instructions per cycle
+system.cpu.itb.data_accesses 0 # DTB accesses
+system.cpu.itb.data_acv 0 # DTB access violations
+system.cpu.itb.data_hits 0 # DTB hits
+system.cpu.itb.data_misses 0 # DTB misses
+system.cpu.itb.fetch_accesses 226025572 # ITB accesses
+system.cpu.itb.fetch_acv 0 # ITB acv
+system.cpu.itb.fetch_hits 226025524 # ITB hits
+system.cpu.itb.fetch_misses 48 # ITB misses
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.read_acv 0 # DTB read access violations
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.write_acv 0 # DTB write access violations
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses::cpu.inst 778160 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 778160 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 71244.326459 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 71244.326459 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 58557.851000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 58557.851000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits::cpu.inst 571543 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_hits::total 571543 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 14720289000 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 14720289000 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.265520 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.265520 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses::cpu.inst 206617 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 206617 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 12099047500 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 12099047500 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.265520 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.265520 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 206617 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 206617 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 1766314 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 1766314 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 73023.954626 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 73023.954626 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60269.606712 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60269.606712 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits::cpu.inst 1592955 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 1592955 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 12659359750 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 12659359750 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.098147 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.098147 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 173359 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 173359 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10448278750 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 10448278750 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.098147 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.098147 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 173359 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 173359 # number of ReadReq MSHR misses
+system.cpu.l2cache.Writeback_accesses::writebacks 2340003 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::total 2340003 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits::writebacks 2340003 # number of Writeback hits
+system.cpu.l2cache.Writeback_hits::total 2340003 # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.demand_accesses::cpu.inst 2544474 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 2544474 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 72056.258158 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 72056.258158 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 59338.816794 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59338.816794 # average overall mshr miss latency
+system.cpu.l2cache.demand_hits::cpu.inst 2164498 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 2164498 # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency::cpu.inst 27379648750 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 27379648750 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.149334 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.149334 # miss rate for demand accesses
+system.cpu.l2cache.demand_misses::cpu.inst 379976 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 379976 # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 22547326250 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 22547326250 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.149334 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.149334 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 379976 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 379976 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.overall_accesses::cpu.inst 2544474 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 2544474 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 72056.258158 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 72056.258158 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 59338.816794 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59338.816794 # average overall mshr miss latency
+system.cpu.l2cache.overall_hits::cpu.inst 2164498 # number of overall hits
+system.cpu.l2cache.overall_hits::total 2164498 # number of overall hits
+system.cpu.l2cache.overall_miss_latency::cpu.inst 27379648750 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 27379648750 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.149334 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.149334 # miss rate for overall accesses
+system.cpu.l2cache.overall_misses::cpu.inst 379976 # number of overall misses
+system.cpu.l2cache.overall_misses::total 379976 # number of overall misses
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 22547326250 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 22547326250 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.149334 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.149334 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 379976 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 379976 # number of overall MSHR misses
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 139 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 59 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::2 224 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::3 13172 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 18830 # Occupied blocks per task id
+system.cpu.l2cache.tags.avg_refs 9.773812 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.data_accesses 40233665 # Number of data accesses
+system.cpu.l2cache.tags.occ_blocks::writebacks 21416.051201 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 8077.270621 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::writebacks 0.653566 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.246499 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.900065 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 32424 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.989502 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.replacements 347265 # number of replacements
+system.cpu.l2cache.tags.sampled_refs 379689 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.tag_accesses 40233665 # Number of tag accesses
+system.cpu.l2cache.tags.tagsinuse 29493.321822 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 3711009 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 188556996000 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks::writebacks 292560 # number of writebacks
+system.cpu.l2cache.writebacks::total 292560 # number of writebacks
+system.cpu.numCycles 819656253 # number of cpu cycles simulated
+system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.tickCycles 737909003 # Number of cycles that the CPU actually ticked
+system.cpu.toL2Bus.data_through_bus 312606528 # Total data (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 10008 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 7418943 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 7428951 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.reqLayer0.occupancy 4782241500 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 1.2 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 8058500 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 3891611750 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 0.9 # Layer utilization (%)
+system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.cpu.toL2Bus.throughput 762774704 # Throughput (bytes/s)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 320256 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 312286272 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 312606528 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.trans_dist::ReadReq 1766314 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 1766314 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback 2340003 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 778160 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 778160 # Transaction distribution
+system.cpu.workload.num_syscalls 485 # Number of system calls
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.membus.data_through_bus 43042304 # Total data (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1052512 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 1052512 # Packet count per connected master and slave (bytes)
+system.membus.reqLayer0.occupancy 3207663500 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 0.8 # Layer utilization (%)
+system.membus.respLayer1.occupancy 3609435250 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 0.9 # Layer utilization (%)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.membus.throughput 105025256 # Throughput (bytes/s)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 43042304 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 43042304 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadReq 173359 # Transaction distribution
+system.membus.trans_dist::ReadResp 173359 # Transaction distribution
+system.membus.trans_dist::Writeback 292560 # Transaction distribution
+system.membus.trans_dist::ReadExReq 206617 # Transaction distribution
+system.membus.trans_dist::ReadExResp 206617 # Transaction distribution
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgGap 609377.11 # Average gap between requests
+system.physmem.avgMemAccLat 29335.98 # Average memory access latency per DRAM burst
+system.physmem.avgQLat 10585.98 # Average queueing delay per DRAM burst
+system.physmem.avgRdBW 59.28 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgRdBWSys 59.34 # Average system read bandwidth in MiByte/s
+system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing
+system.physmem.avgWrBW 45.68 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgWrBWSys 45.69 # Average system write bandwidth in MiByte/s
+system.physmem.avgWrQLen 21.08 # Average write queue length when enqueuing
+system.physmem.busUtil 0.82 # Data bus utilization in percentage
+system.physmem.busUtilRead 0.46 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.36 # Data bus utilization in percentage for writes
+system.physmem.bw_inst_read::cpu.inst 416487 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 416487 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 59338202 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 59338202 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 45687055 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 59338202 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 105025256 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_write::writebacks 45687055 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 45687055 # Write bandwidth from this memory (bytes/s)
+system.physmem.bytesPerActivate::samples 141722 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 303.513414 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 179.917362 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 325.228374 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 50747 35.81% 35.81% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 38472 27.15% 62.95% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 12956 9.14% 72.10% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 8075 5.70% 77.79% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 5903 4.17% 81.96% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 3858 2.72% 84.68% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 2996 2.11% 86.79% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 2531 1.79% 88.58% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 16184 11.42% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 141722 # Bytes accessed per row activation
+system.physmem.bytesReadDRAM 24294464 # Total number of bytes read from DRAM
+system.physmem.bytesReadSys 24318464 # Total read bytes from the system interface side
+system.physmem.bytesReadWrQ 24000 # Total number of bytes read from write queue
+system.physmem.bytesWritten 18722176 # Total number of bytes written to DRAM
+system.physmem.bytesWrittenSys 18723840 # Total written bytes from the system interface side
+system.physmem.bytes_inst_read::cpu.inst 170688 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 170688 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::cpu.inst 24318464 # Number of bytes read from this memory
+system.physmem.bytes_read::total 24318464 # Number of bytes read from this memory
+system.physmem.bytes_written::writebacks 18723840 # Number of bytes written to this memory
+system.physmem.bytes_written::total 18723840 # Number of bytes written to this memory
+system.physmem.memoryStateTime::IDLE 275306446750 # Time in different power states
+system.physmem.memoryStateTime::REF 13684840000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 120830469500 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
+system.physmem.num_reads::cpu.inst 379976 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 379976 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 292560 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 292560 # Number of write requests responded to by this memory
+system.physmem.pageHitRate 78.91 # Row buffer hit rate, read and write combined
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.perBankRdBursts::0 23726 # Per bank write bursts
+system.physmem.perBankRdBursts::1 23205 # Per bank write bursts
+system.physmem.perBankRdBursts::2 23510 # Per bank write bursts
+system.physmem.perBankRdBursts::3 24533 # Per bank write bursts
+system.physmem.perBankRdBursts::4 25455 # Per bank write bursts
+system.physmem.perBankRdBursts::5 23583 # Per bank write bursts
+system.physmem.perBankRdBursts::6 23677 # Per bank write bursts
+system.physmem.perBankRdBursts::7 23976 # Per bank write bursts
+system.physmem.perBankRdBursts::8 23173 # Per bank write bursts
+system.physmem.perBankRdBursts::9 23944 # Per bank write bursts
+system.physmem.perBankRdBursts::10 24673 # Per bank write bursts
+system.physmem.perBankRdBursts::11 22745 # Per bank write bursts
+system.physmem.perBankRdBursts::12 23724 # Per bank write bursts
+system.physmem.perBankRdBursts::13 24416 # Per bank write bursts
+system.physmem.perBankRdBursts::14 22797 # Per bank write bursts
+system.physmem.perBankRdBursts::15 22464 # Per bank write bursts
+system.physmem.perBankWrBursts::0 17752 # Per bank write bursts
+system.physmem.perBankWrBursts::1 17432 # Per bank write bursts
+system.physmem.perBankWrBursts::2 17901 # Per bank write bursts
+system.physmem.perBankWrBursts::3 18769 # Per bank write bursts
+system.physmem.perBankWrBursts::4 19443 # Per bank write bursts
+system.physmem.perBankWrBursts::5 18535 # Per bank write bursts
+system.physmem.perBankWrBursts::6 18682 # Per bank write bursts
+system.physmem.perBankWrBursts::7 18571 # Per bank write bursts
+system.physmem.perBankWrBursts::8 18355 # Per bank write bursts
+system.physmem.perBankWrBursts::9 18833 # Per bank write bursts
+system.physmem.perBankWrBursts::10 19130 # Per bank write bursts
+system.physmem.perBankWrBursts::11 17964 # Per bank write bursts
+system.physmem.perBankWrBursts::12 18225 # Per bank write bursts
+system.physmem.perBankWrBursts::13 18694 # Per bank write bursts
+system.physmem.perBankWrBursts::14 17147 # Per bank write bursts
+system.physmem.perBankWrBursts::15 17101 # Per bank write bursts
+system.physmem.rdPerTurnAround::samples 17247 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean 22.008465 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev 228.376560 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-1023 17237 99.94% 99.94% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::1024-2047 7 0.04% 99.98% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::2048-3071 2 0.01% 99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::28672-29695 1 0.01% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total 17247 # Reads before turning the bus around for writes
+system.physmem.rdQLenPdf::0 378215 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 1371 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 15 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.readBursts 379976 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 0 # Read request sizes (log2)
+system.physmem.readPktSize::3 0 # Read request sizes (log2)
+system.physmem.readPktSize::4 0 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 379976 # Read request sizes (log2)
+system.physmem.readReqs 379976 # Number of read requests accepted
+system.physmem.readRowHitRate 82.98 # Row buffer hit rate for reads
+system.physmem.readRowHits 314993 # Number of row buffer hits during reads
+system.physmem.servicedByWrQ 375 # Number of DRAM read bursts serviced by the write queue
+system.physmem.totBusLat 1898005000 # Total ticks spent in databus transfers
+system.physmem.totGap 409828045500 # Total gap between requests
+system.physmem.totMemAccLat 11135967500 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totQLat 4018448750 # Total ticks spent queuing
+system.physmem.wrPerTurnAround::samples 17247 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean 16.961443 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean 16.889231 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev 2.813189 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16-19 17030 98.74% 98.74% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20-23 169 0.98% 99.72% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24-27 25 0.14% 99.87% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::28-31 7 0.04% 99.91% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32-35 3 0.02% 99.92% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::36-39 1 0.01% 99.93% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::40-43 4 0.02% 99.95% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::44-47 1 0.01% 99.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::52-55 1 0.01% 99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::64-67 1 0.01% 99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::80-83 1 0.01% 99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::116-119 1 0.01% 99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::124-127 1 0.01% 99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::188-191 1 0.01% 99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::236-239 1 0.01% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total 17247 # Writes before turning the bus around for reads
+system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 6993 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 7536 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 16959 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 17318 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 17384 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 17398 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 17378 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 17403 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 17377 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 17404 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 17394 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 17385 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 17539 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 17432 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 17384 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 17526 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 17292 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 17279 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 43 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 24 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 10 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 7 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 10 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 8 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 4 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 4 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 3 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 6 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 9 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 11 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 11 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 7 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 4 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
+system.physmem.writeBursts 292560 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 0 # Write request sizes (log2)
+system.physmem.writePktSize::3 0 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 292560 # Write request sizes (log2)
+system.physmem.writeReqs 292560 # Number of write requests accepted
+system.physmem.writeRowHitRate 73.63 # Row buffer hit rate for writes
+system.physmem.writeRowHits 215411 # Number of row buffer hits during writes
+system.voltage_domain.voltage 1 # Voltage in Volts
+
+---------- End Simulation Statistics ----------
--- /dev/null
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
+boot_osflags=a
+cache_line_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+init_param=0
+kernel=
+load_addr_mask=1099511627775
+load_offset=0
+mem_mode=timing
+mem_ranges=
+memories=system.physmem
+num_work_ids=16
+readfile=
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=MinorCPU
+children=branchPred dcache dstage2_mmu dtb executeFuncUnits icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dstage2_mmu=system.cpu.dstage2_mmu
+dtb=system.cpu.dtb
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+istage2_mmu=system.cpu.istage2_mmu
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+switched_out=false
+system=system
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=BranchPredictor
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+predType=tournament
+
+[system.cpu.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=262144
+system=system
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.slave[1]
+
+[system.cpu.dcache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=262144
+
+[system.cpu.dstage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb
+tlb=system.cpu.dtb
+
+[system.cpu.dstage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.dstage2_mmu.stage2_tlb.walker
+
+[system.cpu.dstage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[5]
+
+[system.cpu.dtb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.dtb.walker
+
+[system.cpu.dtb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[3]
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=131072
+system=system
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.icache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=131072
+
+[system.cpu.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=ArmISA
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=1052678
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=0
+id_aa64isar1_el1=0
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=0
+id_aa64pfr0_el1=17
+id_aa64pfr1_el1=0
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=0
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_pfr0=49
+id_pfr1=4113
+midr=1091551472
+system=system
+
+[system.cpu.istage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.istage2_mmu.stage2_tlb
+tlb=system.cpu.itb
+
+[system.cpu.istage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.istage2_mmu.stage2_tlb.walker
+
+[system.cpu.istage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[4]
+
+[system.cpu.itb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.itb.walker
+
+[system.cpu.itb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[2]
+
+[system.cpu.l2cache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tags=system.cpu.l2cache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
+
+[system.cpu.l2cache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=2097152
+
+[system.cpu.toL2Bus]
+type=CoherentBus
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=32
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port system.cpu.istage2_mmu.stage2_tlb.walker.port system.cpu.dstage2_mmu.stage2_tlb.walker.port
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=parser 2.1.dict -batch
+cwd=build/ARM/tests/opt/long/se/20.parser/arm/linux/minor-timing
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/arm/projectscratch/pd/sysrandd/dist/cpu2000/binaries/arm/linux/parser
+gid=100
+input=/arm/projectscratch/pd/sysrandd/dist/cpu2000/data/parser/mdred/input/parser.in
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=114600000000
+system=system
+uid=100
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.membus]
+type=CoherentBus
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=8
+master=system.physmem.port
+slave=system.system_port system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=DRAMCtrl
+activation_limit=4
+addr_mapping=RoRaBaChCo
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+devices_per_rank=8
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=0:134217727
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCL=13750
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=300000
+tRP=13750
+tRRD=6250
+tWTR=7500
+tXAW=40000
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[0]
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
--- /dev/null
+warn: Sockets disabled, not accepting gdb connections
+warn: CP14 unimplemented crn[8], opc1[2], crm[9], opc2[4]
--- /dev/null
+Redirecting stdout to build/ARM/tests/opt/long/se/20.parser/arm/linux/minor-timing/simout
+Redirecting stderr to build/ARM/tests/opt/long/se/20.parser/arm/linux/minor-timing/simerr
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled May 7 2014 10:57:46
+gem5 started May 7 2014 15:30:22
+gem5 executing on cz3211bhr8
+command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/20.parser/arm/linux/minor-timing -re tests/run.py build/ARM/tests/opt/long/se/20.parser/arm/linux/minor-timing
+Global frequency set at 1000000000000 ticks per second
+ 0: system.cpu.isa: ISA system set to: 0 0x1e6be7a0
+info: Entering event queue @ 0. Starting simulation...
+
+ Reading the dictionary files: *************************************************
+
+
+Welcome to the Link Parser -- Version 2.1
+
+ Copyright (C) 1991-1995 Daniel Sleator and Davy Temperley
+
+Processing sentences in batch mode
+
+info: Increasing stack size by one page.
+Echoing of input sentence turned on.
+* as had expected the party to be a success , it was a success
+* do you know where John 's
+* he said that , finding that it was impossible to get work as a waiter , he would work as a janitor
+info: Increasing stack size by one page.
+* how fast the program is it
+* I am wondering whether to invite to the party
+* I gave him for his birthday it
+* I thought terrible after our discussion
+* I wonder how much money have you earned
+* Janet who is an expert on dogs helped me choose one
+* she interviewed more programmers than was hired
+* such flowers are found chiefly particularly in Europe
+* the dogs some of which were very large ran after the man
+* the man whom I play tennis is here
+* there is going to be an important meeting January
+* to pretend that our program is usable in its current form would be happy
+* we're thinking about going to a movie this theater
+* which dog you said you chased
+- also invited to the meeting were several prominent scientists
+- he ran home so quickly that his mother could hardly believe he had called from school
+- so many people attended that they spilled over into several neighboring fields
+- voting in favor of the bill were 36 Republicans and 4 moderate Democrats
+: Grace may not be possible to fix the problem
+ any program as good as ours should be useful
+ biochemically , I think the experiment has a lot of problems
+ Fred has had five years of experience as a programmer
+ he is looking for another job
+ how did John do it
+ how many more people do you think will come
+ how much more spilled
+ I have more money than John has time
+ I made it clear that I was angry
+ I wonder how John did it
+ I wonder how much more quickly he ran
+ invite John and whoever else you want to invite
+ it is easier to ignore the problem than it is to solve it
+ many who initially supported Thomas later changed their minds
+ neither Mary nor Louise are coming to the party
+ she interviewed more programmers than were hired
+ telling Joe that Sue was coming to the party would create a real problem
+ the man with whom I play tennis is here
+ there is a dog in the park
+ this is not the man we know and love
+ we like to eat at restaurants , usually on weekends
+ what did John say he thought you should do
+ about 2 million people attended
+ the five best costumes got prizes
+No errors!
+Exiting @ tick 377875396500 because target called exit()
--- /dev/null
+
+---------- Begin Simulation Statistics ----------
+final_tick 377848323500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate 209721 # Simulator instruction rate (inst/s)
+host_mem_usage 298084 # Number of bytes of host memory used
+host_op_rate 236376 # Simulator op (including micro ops) rate (op/s)
+host_seconds 2415.51 # Real time elapsed on the host
+host_tick_rate 156426000 # Simulator tick rate (ticks/s)
+sim_freq 1000000000000 # Frequency of simulated ticks
+sim_insts 506582155 # Number of instructions simulated
+sim_ops 570968717 # Number of ops (including micro ops) simulated
+sim_seconds 0.377848 # Number of seconds simulated
+sim_ticks 377848323500 # Number of ticks simulated
+system.clk_domain.clock 1000 # Clock period in ticks
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 88.099044 # BTB Hit Percentage
+system.cpu.branchPred.BTBHits 66115419 # Number of BTB hits
+system.cpu.branchPred.BTBLookups 75046693 # Number of BTB lookups
+system.cpu.branchPred.RASInCorrect 20332 # Number of incorrect RAS predictions.
+system.cpu.branchPred.condIncorrect 6724593 # Number of conditional branches incorrect
+system.cpu.branchPred.condPredicted 104577278 # Number of conditional branches predicted
+system.cpu.branchPred.lookups 137186083 # Number of BP lookups
+system.cpu.branchPred.usedRAS 8950727 # Number of times the RAS was used to get a target.
+system.cpu.committedInsts 506582155 # Number of instructions committed
+system.cpu.committedOps 570968717 # Number of ops (including micro ops) committed
+system.cpu.cpi 1.491755 # CPI: cycles per instruction
+system.cpu.dcache.LoadLockedReq_accesses::cpu.inst 1488541 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_accesses::total 1488541 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_hits::cpu.inst 1488541 # number of LoadLockedReq hits
+system.cpu.dcache.LoadLockedReq_hits::total 1488541 # number of LoadLockedReq hits
+system.cpu.dcache.ReadReq_accesses::cpu.inst 123498792 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 123498792 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 16388.035885 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 16388.035885 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 14278.902943 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14278.902943 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits::cpu.inst 122622654 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 122622654 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency::cpu.inst 14358180984 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 14358180984 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.007094 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.007094 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses::cpu.inst 876138 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 876138 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 88069 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 88069 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 11252760763 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 11252760763 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.006381 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006381 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 788069 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 788069 # number of ReadReq MSHR misses
+system.cpu.dcache.StoreCondReq_accesses::cpu.inst 1488541 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_accesses::total 1488541 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_hits::cpu.inst 1488541 # number of StoreCondReq hits
+system.cpu.dcache.StoreCondReq_hits::total 1488541 # number of StoreCondReq hits
+system.cpu.dcache.WriteReq_accesses::cpu.inst 54239306 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 54239306 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 29400.581233 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 29400.581233 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 28261.554772 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28261.554772 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits::cpu.inst 53538382 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 53538382 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency::cpu.inst 20607573000 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 20607573000 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.012923 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.012923 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses::cpu.inst 700924 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 700924 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 344621 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 344621 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 10069676750 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 10069676750 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.006569 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006569 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 356303 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 356303 # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.demand_accesses::cpu.inst 177738098 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 177738098 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency::cpu.inst 22171.451715 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 22171.451715 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 18632.435531 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 18632.435531 # average overall mshr miss latency
+system.cpu.dcache.demand_hits::cpu.inst 176161036 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 176161036 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency::cpu.inst 34965753984 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 34965753984 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate::cpu.inst 0.008873 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.008873 # miss rate for demand accesses
+system.cpu.dcache.demand_misses::cpu.inst 1577062 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 1577062 # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits::cpu.inst 432690 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 432690 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 21322437513 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 21322437513 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.006439 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.006439 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses::cpu.inst 1144372 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 1144372 # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.overall_accesses::cpu.inst 177738098 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 177738098 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency::cpu.inst 22171.451715 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 22171.451715 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 18632.435531 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 18632.435531 # average overall mshr miss latency
+system.cpu.dcache.overall_hits::cpu.inst 176161036 # number of overall hits
+system.cpu.dcache.overall_hits::total 176161036 # number of overall hits
+system.cpu.dcache.overall_miss_latency::cpu.inst 34965753984 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 34965753984 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate::cpu.inst 0.008873 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.008873 # miss rate for overall accesses
+system.cpu.dcache.overall_misses::cpu.inst 1577062 # number of overall misses
+system.cpu.dcache.overall_misses::total 1577062 # number of overall misses
+system.cpu.dcache.overall_mshr_hits::cpu.inst 432690 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 432690 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 21322437513 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 21322437513 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.006439 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.006439 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses::cpu.inst 1144372 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 1144372 # number of overall MSHR misses
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 29 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 18 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 541 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::3 3508 # Occupied blocks per task id
+system.cpu.dcache.tags.avg_refs 156.538362 # Average number of references to valid blocks.
+system.cpu.dcache.tags.data_accesses 362574732 # Number of data accesses
+system.cpu.dcache.tags.occ_blocks::cpu.inst 4071.496497 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.inst 0.994018 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.994018 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.replacements 1140276 # number of replacements
+system.cpu.dcache.tags.sampled_refs 1144372 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.tag_accesses 362574732 # Number of tag accesses
+system.cpu.dcache.tags.tagsinuse 4071.496497 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 179138118 # Total number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 4941909250 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks::writebacks 1068741 # number of writebacks
+system.cpu.dcache.writebacks::total 1068741 # number of writebacks
+system.cpu.discardedOps 18127434 # Number of ops (including micro ops) which were discarded before commit
+system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.dtb.accesses 0 # DTB accesses
+system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dtb.hits 0 # DTB hits
+system.cpu.dtb.inst_accesses 0 # ITB inst accesses
+system.cpu.dtb.inst_hits 0 # ITB inst hits
+system.cpu.dtb.inst_misses 0 # ITB inst misses
+system.cpu.dtb.misses 0 # DTB misses
+system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.dtb.read_accesses 0 # DTB read accesses
+system.cpu.dtb.read_hits 0 # DTB read hits
+system.cpu.dtb.read_misses 0 # DTB read misses
+system.cpu.dtb.write_accesses 0 # DTB write accesses
+system.cpu.dtb.write_hits 0 # DTB write hits
+system.cpu.dtb.write_misses 0 # DTB write misses
+system.cpu.icache.ReadReq_accesses::cpu.inst 204480200 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 204480200 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 23608.753898 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 23608.753898 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 21540.715773 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21540.715773 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits::cpu.inst 204459741 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 204459741 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 483011496 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 483011496 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000100 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000100 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses::cpu.inst 20459 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 20459 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 440701504 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 440701504 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000100 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000100 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 20459 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 20459 # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.demand_accesses::cpu.inst 204480200 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 204480200 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 23608.753898 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 23608.753898 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 21540.715773 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 21540.715773 # average overall mshr miss latency
+system.cpu.icache.demand_hits::cpu.inst 204459741 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 204459741 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency::cpu.inst 483011496 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 483011496 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate::cpu.inst 0.000100 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000100 # miss rate for demand accesses
+system.cpu.icache.demand_misses::cpu.inst 20459 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 20459 # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 440701504 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 440701504 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000100 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000100 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses::cpu.inst 20459 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 20459 # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.icache.overall_accesses::cpu.inst 204480200 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 204480200 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 23608.753898 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 23608.753898 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 21540.715773 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 21540.715773 # average overall mshr miss latency
+system.cpu.icache.overall_hits::cpu.inst 204459741 # number of overall hits
+system.cpu.icache.overall_hits::total 204459741 # number of overall hits
+system.cpu.icache.overall_miss_latency::cpu.inst 483011496 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 483011496 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate::cpu.inst 0.000100 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000100 # miss rate for overall accesses
+system.cpu.icache.overall_misses::cpu.inst 20459 # number of overall misses
+system.cpu.icache.overall_misses::total 20459 # number of overall misses
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 440701504 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 440701504 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000100 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000100 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses::cpu.inst 20459 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 20459 # number of overall MSHR misses
+system.cpu.icache.tags.age_task_id_blocks_1024::0 44 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 68 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::2 55 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::3 315 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::4 1399 # Occupied blocks per task id
+system.cpu.icache.tags.avg_refs 9993.633169 # Average number of references to valid blocks.
+system.cpu.icache.tags.data_accesses 408980859 # Number of data accesses
+system.cpu.icache.tags.occ_blocks::cpu.inst 1204.301311 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.588038 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.588038 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 1881 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.918457 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.replacements 18578 # number of replacements
+system.cpu.icache.tags.sampled_refs 20459 # Sample count of references to valid blocks.
+system.cpu.icache.tags.tag_accesses 408980859 # Number of tag accesses
+system.cpu.icache.tags.tagsinuse 1204.301311 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 204459741 # Total number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.idleCycles 36857312 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.ipc 0.670351 # IPC: instructions per cycle
+system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.itb.accesses 0 # DTB accesses
+system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.itb.hits 0 # DTB hits
+system.cpu.itb.inst_accesses 0 # ITB inst accesses
+system.cpu.itb.inst_hits 0 # ITB inst hits
+system.cpu.itb.inst_misses 0 # ITB inst misses
+system.cpu.itb.misses 0 # DTB misses
+system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses::cpu.inst 356556 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 356556 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 70944.376455 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 70944.376455 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 58283.052569 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 58283.052569 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits::cpu.inst 255641 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_hits::total 255641 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 7159351750 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 7159351750 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.283027 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.283027 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses::cpu.inst 100915 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 100915 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 5881634250 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5881634250 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.283027 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.283027 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 100915 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 100915 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 808275 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 808275 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74397.741148 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 74397.741148 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61739.381683 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 61739.381683 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits::cpu.inst 764868 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 764868 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 3229382750 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 3229382750 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.053703 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.053703 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 43407 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 43407 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 15 # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_hits::total 15 # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 2678995250 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2678995250 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.053685 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.053685 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 43392 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 43392 # number of ReadReq MSHR misses
+system.cpu.l2cache.Writeback_accesses::writebacks 1068741 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::total 1068741 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits::writebacks 1068741 # number of Writeback hits
+system.cpu.l2cache.Writeback_hits::total 1068741 # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.demand_accesses::cpu.inst 1164831 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 1164831 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71983.027536 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 71983.027536 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 59322.344030 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59322.344030 # average overall mshr miss latency
+system.cpu.l2cache.demand_hits::cpu.inst 1020509 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 1020509 # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency::cpu.inst 10388734500 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 10388734500 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.123900 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.123900 # miss rate for demand accesses
+system.cpu.l2cache.demand_misses::cpu.inst 144322 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 144322 # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_hits::cpu.inst 15 # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_hits::total 15 # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 8560629500 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 8560629500 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.123887 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.123887 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 144307 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 144307 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.overall_accesses::cpu.inst 1164831 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 1164831 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71983.027536 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 71983.027536 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 59322.344030 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59322.344030 # average overall mshr miss latency
+system.cpu.l2cache.overall_hits::cpu.inst 1020509 # number of overall hits
+system.cpu.l2cache.overall_hits::total 1020509 # number of overall hits
+system.cpu.l2cache.overall_miss_latency::cpu.inst 10388734500 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 10388734500 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.123900 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.123900 # miss rate for overall accesses
+system.cpu.l2cache.overall_misses::cpu.inst 144322 # number of overall misses
+system.cpu.l2cache.overall_misses::total 144322 # number of overall misses
+system.cpu.l2cache.overall_mshr_hits::cpu.inst 15 # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_hits::total 15 # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 8560629500 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 8560629500 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.123887 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.123887 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 144307 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 144307 # number of overall MSHR misses
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 70 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::2 321 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::3 4944 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 25858 # Occupied blocks per task id
+system.cpu.l2cache.tags.avg_refs 11.811039 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.data_accesses 18367876 # Number of data accesses
+system.cpu.l2cache.tags.occ_blocks::writebacks 23534.473696 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 4154.581244 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::writebacks 0.718215 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.126788 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.845003 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 31193 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.951935 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.replacements 111551 # number of replacements
+system.cpu.l2cache.tags.sampled_refs 142744 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.tag_accesses 18367876 # Number of tag accesses
+system.cpu.l2cache.tags.tagsinuse 27689.054939 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 1685955 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 168523988500 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks::writebacks 96655 # number of writebacks
+system.cpu.l2cache.writebacks::total 96655 # number of writebacks
+system.cpu.numCycles 755696647 # number of cpu cycles simulated
+system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.tickCycles 718839335 # Number of cycles that the CPU actually ticked
+system.cpu.toL2Bus.data_through_bus 142948608 # Total data (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 40918 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3357485 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 3398403 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.reqLayer0.occupancy 2185527000 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 0.6 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 31384496 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 1745291987 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 0.5 # Layer utilization (%)
+system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.cpu.toL2Bus.throughput 378322727 # Throughput (bytes/s)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1309376 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 141639232 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 142948608 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.trans_dist::ReadReq 808275 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 808275 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback 1068741 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 356556 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 356556 # Transaction distribution
+system.cpu.workload.num_syscalls 548 # Number of system calls
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.membus.data_through_bus 15421568 # Total data (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 385269 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 385269 # Packet count per connected master and slave (bytes)
+system.membus.reqLayer0.occupancy 1076098500 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 0.3 # Layer utilization (%)
+system.membus.respLayer1.occupancy 1364495500 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 0.4 # Layer utilization (%)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.membus.throughput 40814176 # Throughput (bytes/s)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 15421568 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 15421568 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadReq 43392 # Transaction distribution
+system.membus.trans_dist::ReadResp 43392 # Transaction distribution
+system.membus.trans_dist::Writeback 96655 # Transaction distribution
+system.membus.trans_dist::ReadExReq 100915 # Transaction distribution
+system.membus.trans_dist::ReadExResp 100915 # Transaction distribution
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgGap 1568082.50 # Average gap between requests
+system.physmem.avgMemAccLat 29316.89 # Average memory access latency per DRAM burst
+system.physmem.avgQLat 10566.89 # Average queueing delay per DRAM burst
+system.physmem.avgRdBW 24.43 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgRdBWSys 24.44 # Average system read bandwidth in MiByte/s
+system.physmem.avgRdQLen 1.03 # Average read queue length when enqueuing
+system.physmem.avgWrBW 16.37 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgWrBWSys 16.37 # Average system write bandwidth in MiByte/s
+system.physmem.avgWrQLen 19.41 # Average write queue length when enqueuing
+system.physmem.busUtil 0.32 # Data bus utilization in percentage
+system.physmem.busUtilRead 0.19 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.13 # Data bus utilization in percentage for writes
+system.physmem.bw_inst_read::cpu.inst 599436 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 599436 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 24442739 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 24442739 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 16371437 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 24442739 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 40814176 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_write::writebacks 16371437 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 16371437 # Write bandwidth from this memory (bytes/s)
+system.physmem.bytesPerActivate::samples 65344 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 235.879530 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 156.532408 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 241.691059 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 24749 37.87% 37.87% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 18254 27.94% 65.81% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 7150 10.94% 76.75% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 7883 12.06% 88.82% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 2042 3.12% 91.94% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 1102 1.69% 93.63% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 756 1.16% 94.78% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 612 0.94% 95.72% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 2796 4.28% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 65344 # Bytes accessed per row activation
+system.physmem.bytesReadDRAM 9229248 # Total number of bytes read from DRAM
+system.physmem.bytesReadSys 9235648 # Total read bytes from the system interface side
+system.physmem.bytesReadWrQ 6400 # Total number of bytes read from write queue
+system.physmem.bytesWritten 6184768 # Total number of bytes written to DRAM
+system.physmem.bytesWrittenSys 6185920 # Total written bytes from the system interface side
+system.physmem.bytes_inst_read::cpu.inst 226496 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 226496 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::cpu.inst 9235648 # Number of bytes read from this memory
+system.physmem.bytes_read::total 9235648 # Number of bytes read from this memory
+system.physmem.bytes_written::writebacks 6185920 # Number of bytes written to this memory
+system.physmem.bytes_written::total 6185920 # Number of bytes written to this memory
+system.physmem.memoryStateTime::IDLE 265986637250 # Time in different power states
+system.physmem.memoryStateTime::REF 12617020000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 99239970250 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
+system.physmem.num_reads::cpu.inst 144307 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 144307 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 96655 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 96655 # Number of write requests responded to by this memory
+system.physmem.pageHitRate 72.86 # Row buffer hit rate, read and write combined
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.perBankRdBursts::0 9328 # Per bank write bursts
+system.physmem.perBankRdBursts::1 8986 # Per bank write bursts
+system.physmem.perBankRdBursts::2 9010 # Per bank write bursts
+system.physmem.perBankRdBursts::3 8718 # Per bank write bursts
+system.physmem.perBankRdBursts::4 9475 # Per bank write bursts
+system.physmem.perBankRdBursts::5 9358 # Per bank write bursts
+system.physmem.perBankRdBursts::6 8951 # Per bank write bursts
+system.physmem.perBankRdBursts::7 8100 # Per bank write bursts
+system.physmem.perBankRdBursts::8 8572 # Per bank write bursts
+system.physmem.perBankRdBursts::9 8669 # Per bank write bursts
+system.physmem.perBankRdBursts::10 8784 # Per bank write bursts
+system.physmem.perBankRdBursts::11 9499 # Per bank write bursts
+system.physmem.perBankRdBursts::12 9376 # Per bank write bursts
+system.physmem.perBankRdBursts::13 9538 # Per bank write bursts
+system.physmem.perBankRdBursts::14 8741 # Per bank write bursts
+system.physmem.perBankRdBursts::15 9102 # Per bank write bursts
+system.physmem.perBankWrBursts::0 6202 # Per bank write bursts
+system.physmem.perBankWrBursts::1 6099 # Per bank write bursts
+system.physmem.perBankWrBursts::2 6021 # Per bank write bursts
+system.physmem.perBankWrBursts::3 5821 # Per bank write bursts
+system.physmem.perBankWrBursts::4 6172 # Per bank write bursts
+system.physmem.perBankWrBursts::5 6184 # Per bank write bursts
+system.physmem.perBankWrBursts::6 6018 # Per bank write bursts
+system.physmem.perBankWrBursts::7 5493 # Per bank write bursts
+system.physmem.perBankWrBursts::8 5732 # Per bank write bursts
+system.physmem.perBankWrBursts::9 5815 # Per bank write bursts
+system.physmem.perBankWrBursts::10 5965 # Per bank write bursts
+system.physmem.perBankWrBursts::11 6456 # Per bank write bursts
+system.physmem.perBankWrBursts::12 6307 # Per bank write bursts
+system.physmem.perBankWrBursts::13 6282 # Per bank write bursts
+system.physmem.perBankWrBursts::14 6014 # Per bank write bursts
+system.physmem.perBankWrBursts::15 6056 # Per bank write bursts
+system.physmem.rdPerTurnAround::samples 5563 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean 25.922344 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev 382.692234 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-1023 5559 99.93% 99.93% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::1024-2047 3 0.05% 99.98% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::27648-28671 1 0.02% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total 5563 # Reads before turning the bus around for writes
+system.physmem.rdQLenPdf::0 143841 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 346 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 20 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.readBursts 144307 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 0 # Read request sizes (log2)
+system.physmem.readPktSize::3 0 # Read request sizes (log2)
+system.physmem.readPktSize::4 0 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 144307 # Read request sizes (log2)
+system.physmem.readReqs 144307 # Number of read requests accepted
+system.physmem.readRowHitRate 76.88 # Row buffer hit rate for reads
+system.physmem.readRowHits 110862 # Number of row buffer hits during reads
+system.physmem.servicedByWrQ 100 # Number of DRAM read bursts serviced by the write queue
+system.physmem.totBusLat 721035000 # Total ticks spent in databus transfers
+system.physmem.totGap 377848294500 # Total gap between requests
+system.physmem.totMemAccLat 4227701250 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totQLat 1523820000 # Total ticks spent queuing
+system.physmem.wrPerTurnAround::samples 5563 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean 17.371382 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean 17.273622 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev 2.337365 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16-17 2499 44.92% 44.92% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::18-19 2925 52.58% 97.50% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20-21 45 0.81% 98.31% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::22-23 18 0.32% 98.63% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24-25 19 0.34% 98.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::26-27 16 0.29% 99.26% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::28-29 12 0.22% 99.48% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::30-31 7 0.13% 99.60% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32-33 2 0.04% 99.64% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::34-35 3 0.05% 99.69% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::36-37 1 0.02% 99.71% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::38-39 4 0.07% 99.78% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::40-41 4 0.07% 99.86% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::42-43 2 0.04% 99.89% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::46-47 1 0.02% 99.91% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::48-49 1 0.02% 99.93% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::52-53 1 0.02% 99.95% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::70-71 2 0.04% 99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::72-73 1 0.02% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total 5563 # Writes before turning the bus around for reads
+system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 3052 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 3240 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 5530 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 5663 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 5670 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 5657 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 5657 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 5655 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 5664 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 5680 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 5671 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 5684 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 5707 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 5632 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 5620 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 5645 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 5589 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 5570 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 16 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 9 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 4 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 5 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 6 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 5 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 2 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 2 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 2 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 2 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
+system.physmem.writeBursts 96655 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 0 # Write request sizes (log2)
+system.physmem.writePktSize::3 0 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 96655 # Write request sizes (log2)
+system.physmem.writeReqs 96655 # Number of write requests accepted
+system.physmem.writeRowHitRate 66.87 # Row buffer hit rate for writes
+system.physmem.writeRowHits 64630 # Number of row buffer hits during writes
+system.voltage_domain.voltage 1 # Voltage in Volts
+
+---------- End Simulation Statistics ----------
--- /dev/null
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
+boot_osflags=a
+cache_line_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+init_param=0
+kernel=
+load_addr_mask=1099511627775
+load_offset=0
+mem_mode=timing
+mem_ranges=
+memories=system.physmem
+num_work_ids=16
+readfile=
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=MinorCPU
+children=branchPred dcache dtb executeFuncUnits icache interrupts isa itb l2cache toL2Bus tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dtb=system.cpu.dtb
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+switched_out=false
+system=system
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=BranchPredictor
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+predType=tournament
+
+[system.cpu.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=262144
+system=system
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.slave[1]
+
+[system.cpu.dcache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=262144
+
+[system.cpu.dtb]
+type=AlphaTLB
+eventq_index=0
+size=64
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=131072
+system=system
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.icache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=131072
+
+[system.cpu.interrupts]
+type=AlphaInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=AlphaISA
+eventq_index=0
+system=system
+
+[system.cpu.itb]
+type=AlphaTLB
+eventq_index=0
+size=48
+
+[system.cpu.l2cache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tags=system.cpu.l2cache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
+
+[system.cpu.l2cache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=2097152
+
+[system.cpu.toL2Bus]
+type=CoherentBus
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=32
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=eon chair.control.cook chair.camera chair.surfaces chair.cook.ppm ppm pixels_out.cook
+cwd=build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/minor-timing
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/arm/projectscratch/pd/sysrandd/dist/cpu2000/binaries/alpha/tru64/eon
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.membus]
+type=CoherentBus
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=8
+master=system.physmem.port
+slave=system.system_port system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=DRAMCtrl
+activation_limit=4
+addr_mapping=RoRaBaChCo
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+devices_per_rank=8
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=0:134217727
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCL=13750
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=300000
+tRP=13750
+tRRD=6250
+tWTR=7500
+tXAW=40000
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[0]
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
--- /dev/null
+warn: Sockets disabled, not accepting gdb connections
+warn: Prefetch instructions in Alpha do not do anything
+warn: Prefetch instructions in Alpha do not do anything
+warn: Prefetch instructions in Alpha do not do anything
+getting pixel output filename pixels_out.cook
+opening control file chair.control.cook
+opening camera file chair.camera
+opening surfaces file chair.surfaces
+reading data
+processing 8parts
+Grid measure is 6 by 3.0001 by 6
+cell dimension is 0.863065
+Creating grid for list of length 21
+Grid size = 7 by 4 by 7
+Total occupancy = 236
+reading control stream
+reading camera stream
+Writing to chair.cook.ppm
+calculating 15 by 15 image with 196 samples
+col 0. . .
+col 1. . .
+col 2. . .
+col 3. . .
+col 4. . .
+col 5. . .
+col 6. . .
+col 7. . .
+col 8. . .
+col 9. . .
+col 10. . .
+col 11. . .
+col 12. . .
+col 13. . .
+col 14. . .
+Writing to chair.cook.ppm
+0 8 14
+1 8 14
+2 8 14
+3 8 14
+4 8 14
+5 8 14
+6 8 14
+7 8 14
+8 8 14
+9 8 14
+10 8 14
+11 8 14
+12 8 14
+13 8 14
+14 8 14
+warn: ignoring syscall sigprocmask(18446744073709547831, 1, ...)
--- /dev/null
+Redirecting stdout to build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/minor-timing/simout
+Redirecting stderr to build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/minor-timing/simerr
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled May 7 2014 10:41:53
+gem5 started May 7 2014 10:42:15
+gem5 executing on cz3212c2d7
+command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/minor-timing -re tests/run.py build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/minor-timing
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0. Starting simulation...
+info: Increasing stack size by one page.
+Eon, Version 1.1
+info: Increasing stack size by one page.
+OO-style eon Time= 0.216667
+Exiting @ tick 220685290500 because target called exit()
--- /dev/null
+
+---------- Begin Simulation Statistics ----------
+final_tick 220685053500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate 266134 # Simulator instruction rate (inst/s)
+host_mem_usage 254064 # Number of bytes of host memory used
+host_op_rate 266134 # Simulator op (including micro ops) rate (op/s)
+host_seconds 1497.99 # Real time elapsed on the host
+host_tick_rate 147321061 # Simulator tick rate (ticks/s)
+sim_freq 1000000000000 # Frequency of simulated ticks
+sim_insts 398664665 # Number of instructions simulated
+sim_ops 398664665 # Number of ops (including micro ops) simulated
+sim_seconds 0.220685 # Number of seconds simulated
+sim_ticks 220685053500 # Number of ticks simulated
+system.clk_domain.clock 1000 # Clock period in ticks
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 83.751650 # BTB Hit Percentage
+system.cpu.branchPred.BTBHits 21330181 # Number of BTB hits
+system.cpu.branchPred.BTBLookups 25468371 # Number of BTB lookups
+system.cpu.branchPred.RASInCorrect 323 # Number of incorrect RAS predictions.
+system.cpu.branchPred.condIncorrect 1012944 # Number of conditional branches incorrect
+system.cpu.branchPred.condPredicted 26708480 # Number of conditional branches predicted
+system.cpu.branchPred.lookups 46221019 # Number of BP lookups
+system.cpu.branchPred.usedRAS 8327448 # Number of times the RAS was used to get a target.
+system.cpu.committedInsts 398664665 # Number of instructions committed
+system.cpu.committedOps 398664665 # Number of ops (including micro ops) committed
+system.cpu.cpi 1.107121 # CPI: cycles per instruction
+system.cpu.dcache.ReadReq_accesses::cpu.inst 94494338 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 94494338 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 68449.404762 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 68449.404762 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 66089.617769 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66089.617769 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits::cpu.inst 94493162 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 94493162 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency::cpu.inst 80496500 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 80496500 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.000012 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.000012 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses::cpu.inst 1176 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 1176 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 208 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 208 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 63974750 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 63974750 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.000010 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000010 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 968 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 968 # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_accesses::cpu.inst 73520730 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 73520730 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 66549.865343 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 66549.865343 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 67934.000626 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67934.000626 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits::cpu.inst 73514789 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 73514789 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency::cpu.inst 395372750 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 395372750 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.000081 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.000081 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses::cpu.inst 5941 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 5941 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 2744 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 2744 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 217185000 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 217185000 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.000043 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000043 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 3197 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 3197 # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.demand_accesses::cpu.inst 168015068 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 168015068 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency::cpu.inst 66863.741745 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 66863.741745 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 67505.342137 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 67505.342137 # average overall mshr miss latency
+system.cpu.dcache.demand_hits::cpu.inst 168007951 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 168007951 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency::cpu.inst 475869250 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 475869250 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate::cpu.inst 0.000042 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.000042 # miss rate for demand accesses
+system.cpu.dcache.demand_misses::cpu.inst 7117 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 7117 # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits::cpu.inst 2952 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 2952 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 281159750 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 281159750 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.000025 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.000025 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses::cpu.inst 4165 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 4165 # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.overall_accesses::cpu.inst 168015068 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 168015068 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency::cpu.inst 66863.741745 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 66863.741745 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 67505.342137 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 67505.342137 # average overall mshr miss latency
+system.cpu.dcache.overall_hits::cpu.inst 168007951 # number of overall hits
+system.cpu.dcache.overall_hits::total 168007951 # number of overall hits
+system.cpu.dcache.overall_miss_latency::cpu.inst 475869250 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 475869250 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate::cpu.inst 0.000042 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.000042 # miss rate for overall accesses
+system.cpu.dcache.overall_misses::cpu.inst 7117 # number of overall misses
+system.cpu.dcache.overall_misses::total 7117 # number of overall misses
+system.cpu.dcache.overall_mshr_hits::cpu.inst 2952 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 2952 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 281159750 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 281159750 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.000025 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.000025 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses::cpu.inst 4165 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 4165 # number of overall MSHR misses
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 37 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 25 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 216 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::4 3114 # Occupied blocks per task id
+system.cpu.dcache.tags.avg_refs 40338.043457 # Average number of references to valid blocks.
+system.cpu.dcache.tags.data_accesses 336034301 # Number of data accesses
+system.cpu.dcache.tags.occ_blocks::cpu.inst 3291.724304 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.inst 0.803644 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.803644 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 3394 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 0.828613 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.replacements 771 # number of replacements
+system.cpu.dcache.tags.sampled_refs 4165 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.tag_accesses 336034301 # Number of tag accesses
+system.cpu.dcache.tags.tagsinuse 3291.724304 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 168007951 # Total number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks::writebacks 654 # number of writebacks
+system.cpu.dcache.writebacks::total 654 # number of writebacks
+system.cpu.discardedOps 4407642 # Number of ops (including micro ops) which were discarded before commit
+system.cpu.dtb.data_accesses 169201829 # DTB accesses
+system.cpu.dtb.data_acv 0 # DTB access violations
+system.cpu.dtb.data_hits 169200862 # DTB hits
+system.cpu.dtb.data_misses 967 # DTB misses
+system.cpu.dtb.fetch_accesses 0 # ITB accesses
+system.cpu.dtb.fetch_acv 0 # ITB acv
+system.cpu.dtb.fetch_hits 0 # ITB hits
+system.cpu.dtb.fetch_misses 0 # ITB misses
+system.cpu.dtb.read_accesses 95596602 # DTB read accesses
+system.cpu.dtb.read_acv 0 # DTB read access violations
+system.cpu.dtb.read_hits 95596493 # DTB read hits
+system.cpu.dtb.read_misses 109 # DTB read misses
+system.cpu.dtb.write_accesses 73605227 # DTB write accesses
+system.cpu.dtb.write_acv 0 # DTB write access violations
+system.cpu.dtb.write_hits 73604369 # DTB write hits
+system.cpu.dtb.write_misses 858 # DTB write misses
+system.cpu.icache.ReadReq_accesses::cpu.inst 98039875 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 98039875 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56706.988208 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 56706.988208 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54392.373864 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54392.373864 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits::cpu.inst 98034702 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 98034702 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 293345250 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 293345250 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000053 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000053 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses::cpu.inst 5173 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 5173 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 281371750 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 281371750 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000053 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000053 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 5173 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 5173 # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.demand_accesses::cpu.inst 98039875 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 98039875 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 56706.988208 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 56706.988208 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54392.373864 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 54392.373864 # average overall mshr miss latency
+system.cpu.icache.demand_hits::cpu.inst 98034702 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 98034702 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency::cpu.inst 293345250 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 293345250 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate::cpu.inst 0.000053 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000053 # miss rate for demand accesses
+system.cpu.icache.demand_misses::cpu.inst 5173 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 5173 # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 281371750 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 281371750 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000053 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000053 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses::cpu.inst 5173 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 5173 # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.icache.overall_accesses::cpu.inst 98039875 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 98039875 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 56706.988208 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 56706.988208 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54392.373864 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 54392.373864 # average overall mshr miss latency
+system.cpu.icache.overall_hits::cpu.inst 98034702 # number of overall hits
+system.cpu.icache.overall_hits::total 98034702 # number of overall hits
+system.cpu.icache.overall_miss_latency::cpu.inst 293345250 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 293345250 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate::cpu.inst 0.000053 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000053 # miss rate for overall accesses
+system.cpu.icache.overall_misses::cpu.inst 5173 # number of overall misses
+system.cpu.icache.overall_misses::total 5173 # number of overall misses
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 281371750 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 281371750 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000053 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000053 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses::cpu.inst 5173 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 5173 # number of overall MSHR misses
+system.cpu.icache.tags.age_task_id_blocks_1024::0 98 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 200 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::2 398 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::4 1282 # Occupied blocks per task id
+system.cpu.icache.tags.avg_refs 18951.227914 # Average number of references to valid blocks.
+system.cpu.icache.tags.data_accesses 196084923 # Number of data accesses
+system.cpu.icache.tags.occ_blocks::cpu.inst 1919.700868 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.937354 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.937354 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 1978 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.965820 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.replacements 3195 # number of replacements
+system.cpu.icache.tags.sampled_refs 5173 # Sample count of references to valid blocks.
+system.cpu.icache.tags.tag_accesses 196084923 # Number of tag accesses
+system.cpu.icache.tags.tagsinuse 1919.700868 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 98034702 # Total number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.idleCycles 3993538 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.ipc 0.903243 # IPC: instructions per cycle
+system.cpu.itb.data_accesses 0 # DTB accesses
+system.cpu.itb.data_acv 0 # DTB access violations
+system.cpu.itb.data_hits 0 # DTB hits
+system.cpu.itb.data_misses 0 # DTB misses
+system.cpu.itb.fetch_accesses 98041099 # ITB accesses
+system.cpu.itb.fetch_acv 0 # ITB acv
+system.cpu.itb.fetch_hits 98039875 # ITB hits
+system.cpu.itb.fetch_misses 1224 # ITB misses
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.read_acv 0 # DTB read access violations
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.write_acv 0 # DTB write access violations
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses::cpu.inst 3199 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 3199 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 68031.548757 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 68031.548757 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 55379.700446 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 55379.700446 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits::cpu.inst 61 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_hits::total 61 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 213483000 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 213483000 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.980932 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.980932 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses::cpu.inst 3138 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 3138 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 173781500 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 173781500 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.980932 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.980932 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 3138 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 3138 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 6139 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 6139 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 68618.957146 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 68618.957146 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56083.175005 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 56083.175005 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits::cpu.inst 1402 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 1402 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 325048000 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 325048000 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.771624 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.771624 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 4737 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 4737 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 265666000 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 265666000 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.771624 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.771624 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 4737 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 4737 # number of ReadReq MSHR misses
+system.cpu.l2cache.Writeback_accesses::writebacks 654 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::total 654 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits::writebacks 654 # number of Writeback hits
+system.cpu.l2cache.Writeback_hits::total 654 # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.demand_accesses::cpu.inst 9338 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 9338 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 68384.888889 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 68384.888889 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 55802.857143 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 55802.857143 # average overall mshr miss latency
+system.cpu.l2cache.demand_hits::cpu.inst 1463 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 1463 # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency::cpu.inst 538531000 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 538531000 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.843328 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.843328 # miss rate for demand accesses
+system.cpu.l2cache.demand_misses::cpu.inst 7875 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 7875 # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 439447500 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 439447500 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.843328 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.843328 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 7875 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 7875 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.overall_accesses::cpu.inst 9338 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 9338 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 68384.888889 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 68384.888889 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 55802.857143 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 55802.857143 # average overall mshr miss latency
+system.cpu.l2cache.overall_hits::cpu.inst 1463 # number of overall hits
+system.cpu.l2cache.overall_hits::total 1463 # number of overall hits
+system.cpu.l2cache.overall_miss_latency::cpu.inst 538531000 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 538531000 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.843328 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.843328 # miss rate for overall accesses
+system.cpu.l2cache.overall_misses::cpu.inst 7875 # number of overall misses
+system.cpu.l2cache.overall_misses::total 7875 # number of overall misses
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 439447500 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 439447500 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.843328 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.843328 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 7875 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 7875 # number of overall MSHR misses
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 93 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 125 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::2 612 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 4444 # Occupied blocks per task id
+system.cpu.l2cache.tags.avg_refs 0.282708 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.data_accesses 88409 # Number of data accesses
+system.cpu.l2cache.tags.occ_blocks::writebacks 373.078063 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 4054.561025 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::writebacks 0.011385 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.123735 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.135121 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 5274 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.160950 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.sampled_refs 5274 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.tag_accesses 88409 # Number of tag accesses
+system.cpu.l2cache.tags.tagsinuse 4427.639089 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 1491 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.numCycles 441370107 # number of cpu cycles simulated
+system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.tickCycles 437376569 # Number of cycles that the CPU actually ticked
+system.cpu.toL2Bus.data_through_bus 639488 # Total data (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 10346 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 8984 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 19330 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.reqLayer0.occupancy 5650000 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 8573250 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 6973250 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.cpu.toL2Bus.throughput 2897740 # Throughput (bytes/s)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 331072 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 308416 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 639488 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.trans_dist::ReadReq 6139 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 6139 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback 654 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 3199 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 3199 # Transaction distribution
+system.cpu.workload.num_syscalls 215 # Number of system calls
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.membus.data_through_bus 504000 # Total data (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 15750 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 15750 # Packet count per connected master and slave (bytes)
+system.membus.reqLayer0.occupancy 9402000 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
+system.membus.respLayer1.occupancy 73919000 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 0.0 # Layer utilization (%)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.membus.throughput 2283798 # Throughput (bytes/s)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 504000 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 504000 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadReq 4737 # Transaction distribution
+system.membus.trans_dist::ReadResp 4737 # Transaction distribution
+system.membus.trans_dist::ReadExReq 3138 # Transaction distribution
+system.membus.trans_dist::ReadExResp 3138 # Transaction distribution
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgGap 28023488.51 # Average gap between requests
+system.physmem.avgMemAccLat 25444.19 # Average memory access latency per DRAM burst
+system.physmem.avgQLat 6694.19 # Average queueing delay per DRAM burst
+system.physmem.avgRdBW 2.28 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgRdBWSys 2.28 # Average system read bandwidth in MiByte/s
+system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing
+system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
+system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
+system.physmem.busUtil 0.02 # Data bus utilization in percentage
+system.physmem.busUtilRead 0.02 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
+system.physmem.bw_inst_read::cpu.inst 1130154 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 1130154 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 2283798 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 2283798 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 2283798 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 2283798 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytesPerActivate::samples 1519 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 329.859118 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 197.497740 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 333.655221 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 518 34.10% 34.10% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 348 22.91% 57.01% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 182 11.98% 68.99% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 96 6.32% 75.31% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 63 4.15% 79.46% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 48 3.16% 82.62% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 42 2.76% 85.39% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 38 2.50% 87.89% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 184 12.11% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 1519 # Bytes accessed per row activation
+system.physmem.bytesReadDRAM 504000 # Total number of bytes read from DRAM
+system.physmem.bytesReadSys 504000 # Total read bytes from the system interface side
+system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
+system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
+system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
+system.physmem.bytes_inst_read::cpu.inst 249408 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 249408 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::cpu.inst 504000 # Number of bytes read from this memory
+system.physmem.bytes_read::total 504000 # Number of bytes read from this memory
+system.physmem.memoryStateTime::IDLE 211586881750 # Time in different power states
+system.physmem.memoryStateTime::REF 7368920000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 1722369500 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
+system.physmem.num_reads::cpu.inst 7875 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 7875 # Number of read requests responded to by this memory
+system.physmem.pageHitRate 80.58 # Row buffer hit rate, read and write combined
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.perBankRdBursts::0 551 # Per bank write bursts
+system.physmem.perBankRdBursts::1 675 # Per bank write bursts
+system.physmem.perBankRdBursts::2 471 # Per bank write bursts
+system.physmem.perBankRdBursts::3 633 # Per bank write bursts
+system.physmem.perBankRdBursts::4 475 # Per bank write bursts
+system.physmem.perBankRdBursts::5 478 # Per bank write bursts
+system.physmem.perBankRdBursts::6 564 # Per bank write bursts
+system.physmem.perBankRdBursts::7 560 # Per bank write bursts
+system.physmem.perBankRdBursts::8 471 # Per bank write bursts
+system.physmem.perBankRdBursts::9 437 # Per bank write bursts
+system.physmem.perBankRdBursts::10 354 # Per bank write bursts
+system.physmem.perBankRdBursts::11 324 # Per bank write bursts
+system.physmem.perBankRdBursts::12 430 # Per bank write bursts
+system.physmem.perBankRdBursts::13 556 # Per bank write bursts
+system.physmem.perBankRdBursts::14 473 # Per bank write bursts
+system.physmem.perBankRdBursts::15 423 # Per bank write bursts
+system.physmem.perBankWrBursts::0 0 # Per bank write bursts
+system.physmem.perBankWrBursts::1 0 # Per bank write bursts
+system.physmem.perBankWrBursts::2 0 # Per bank write bursts
+system.physmem.perBankWrBursts::3 0 # Per bank write bursts
+system.physmem.perBankWrBursts::4 0 # Per bank write bursts
+system.physmem.perBankWrBursts::5 0 # Per bank write bursts
+system.physmem.perBankWrBursts::6 0 # Per bank write bursts
+system.physmem.perBankWrBursts::7 0 # Per bank write bursts
+system.physmem.perBankWrBursts::8 0 # Per bank write bursts
+system.physmem.perBankWrBursts::9 0 # Per bank write bursts
+system.physmem.perBankWrBursts::10 0 # Per bank write bursts
+system.physmem.perBankWrBursts::11 0 # Per bank write bursts
+system.physmem.perBankWrBursts::12 0 # Per bank write bursts
+system.physmem.perBankWrBursts::13 0 # Per bank write bursts
+system.physmem.perBankWrBursts::14 0 # Per bank write bursts
+system.physmem.perBankWrBursts::15 0 # Per bank write bursts
+system.physmem.rdQLenPdf::0 6827 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 967 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 81 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.readBursts 7875 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 0 # Read request sizes (log2)
+system.physmem.readPktSize::3 0 # Read request sizes (log2)
+system.physmem.readPktSize::4 0 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 7875 # Read request sizes (log2)
+system.physmem.readReqs 7875 # Number of read requests accepted
+system.physmem.readRowHitRate 80.58 # Row buffer hit rate for reads
+system.physmem.readRowHits 6346 # Number of row buffer hits during reads
+system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
+system.physmem.totBusLat 39375000 # Total ticks spent in databus transfers
+system.physmem.totGap 220684972000 # Total gap between requests
+system.physmem.totMemAccLat 200373000 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totQLat 52716750 # Total ticks spent queuing
+system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
+system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 0 # Write request sizes (log2)
+system.physmem.writePktSize::3 0 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 0 # Write request sizes (log2)
+system.physmem.writeReqs 0 # Number of write requests accepted
+system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
+system.physmem.writeRowHits 0 # Number of row buffer hits during writes
+system.voltage_domain.voltage 1 # Voltage in Volts
+
+---------- End Simulation Statistics ----------
--- /dev/null
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
+boot_osflags=a
+cache_line_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+init_param=0
+kernel=
+load_addr_mask=1099511627775
+load_offset=0
+mem_mode=timing
+mem_ranges=
+memories=system.physmem
+num_work_ids=16
+readfile=
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=MinorCPU
+children=branchPred dcache dstage2_mmu dtb executeFuncUnits icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dstage2_mmu=system.cpu.dstage2_mmu
+dtb=system.cpu.dtb
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+istage2_mmu=system.cpu.istage2_mmu
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+switched_out=false
+system=system
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=BranchPredictor
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+predType=tournament
+
+[system.cpu.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=262144
+system=system
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.slave[1]
+
+[system.cpu.dcache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=262144
+
+[system.cpu.dstage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb
+tlb=system.cpu.dtb
+
+[system.cpu.dstage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.dstage2_mmu.stage2_tlb.walker
+
+[system.cpu.dstage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[5]
+
+[system.cpu.dtb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.dtb.walker
+
+[system.cpu.dtb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[3]
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=131072
+system=system
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.icache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=131072
+
+[system.cpu.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=ArmISA
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=1052678
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=0
+id_aa64isar1_el1=0
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=0
+id_aa64pfr0_el1=17
+id_aa64pfr1_el1=0
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=0
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_pfr0=49
+id_pfr1=4113
+midr=1091551472
+system=system
+
+[system.cpu.istage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.istage2_mmu.stage2_tlb
+tlb=system.cpu.itb
+
+[system.cpu.istage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.istage2_mmu.stage2_tlb.walker
+
+[system.cpu.istage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[4]
+
+[system.cpu.itb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.itb.walker
+
+[system.cpu.itb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[2]
+
+[system.cpu.l2cache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tags=system.cpu.l2cache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
+
+[system.cpu.l2cache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=2097152
+
+[system.cpu.toL2Bus]
+type=CoherentBus
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=32
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port system.cpu.istage2_mmu.stage2_tlb.walker.port system.cpu.dstage2_mmu.stage2_tlb.walker.port
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=eon chair.control.cook chair.camera chair.surfaces chair.cook.ppm ppm pixels_out.cook
+cwd=build/ARM/tests/opt/long/se/30.eon/arm/linux/minor-timing
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/arm/projectscratch/pd/sysrandd/dist/cpu2000/binaries/arm/linux/eon
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.membus]
+type=CoherentBus
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=8
+master=system.physmem.port
+slave=system.system_port system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=DRAMCtrl
+activation_limit=4
+addr_mapping=RoRaBaChCo
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+devices_per_rank=8
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=0:134217727
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCL=13750
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=300000
+tRP=13750
+tRRD=6250
+tWTR=7500
+tXAW=40000
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[0]
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
--- /dev/null
+warn: Sockets disabled, not accepting gdb connections
+getting pixel output filename pixels_out.cook
+opening control file chair.control.cook
+opening camera file chair.camera
+opening surfaces file chair.surfaces
+reading data
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+processing 8parts
+Grid measure is 6 by 3.0001 by 6
+cell dimension is 0.863065
+Creating grid for list of length 21
+Grid size = 7 by 4 by 7
+Total occupancy = 236
+reading control stream
+reading camera stream
+Writing to chair.cook.ppm
+calculating 15 by 15 image with 196 samples
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+col 0. . .
+col 1. . .
+col 2. . .
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+col 3. . .
+col 4. . .
+col 5. . .
+col 6. . .
+col 7. . .
+col 8. . .
+col 9. . .
+col 10. . .
+col 11. . .
+col 12. . .
+col 13. . .
+col 14. . .
+Writing to chair.cook.ppm
+0 8 14
+1 8 14
+2 8 14
+3 8 14
+4 8 14
+5 8 14
+6 8 14
+7 8 14
+8 8 14
+9 8 14
+10 8 14
+11 8 14
+12 8 14
+13 8 14
+14 8 14
--- /dev/null
+Redirecting stdout to build/ARM/tests/opt/long/se/30.eon/arm/linux/minor-timing/simout
+Redirecting stderr to build/ARM/tests/opt/long/se/30.eon/arm/linux/minor-timing/simerr
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled May 7 2014 10:57:46
+gem5 started May 7 2014 12:10:42
+gem5 executing on cz3211bhr8
+command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/30.eon/arm/linux/minor-timing -re tests/run.py build/ARM/tests/opt/long/se/30.eon/arm/linux/minor-timing
+Global frequency set at 1000000000000 ticks per second
+ 0: system.cpu.isa: ISA system set to: 0 0xc928260
+info: Entering event queue @ 0. Starting simulation...
+info: Increasing stack size by one page.
+Eon, Version 1.1
+info: Increasing stack size by one page.
+info: Increasing stack size by one page.
+info: Increasing stack size by one page.
+OO-style eon Time= 0.220000
+Exiting @ tick 227450162000 because target called exit()
--- /dev/null
+
+---------- Begin Simulation Statistics ----------
+final_tick 227445516000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate 153700 # Simulator instruction rate (inst/s)
+host_mem_usage 303376 # Number of bytes of host memory used
+host_op_rate 196498 # Simulator op (including micro ops) rate (op/s)
+host_seconds 1776.44 # Real time elapsed on the host
+host_tick_rate 128034740 # Simulator tick rate (ticks/s)
+sim_freq 1000000000000 # Frequency of simulated ticks
+sim_insts 273037854 # Number of instructions simulated
+sim_ops 349065592 # Number of ops (including micro ops) simulated
+sim_seconds 0.227446 # Number of seconds simulated
+sim_ticks 227445516000 # Number of ticks simulated
+system.clk_domain.clock 1000 # Clock period in ticks
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 83.362247 # BTB Hit Percentage
+system.cpu.branchPred.BTBHits 16723894 # Number of BTB hits
+system.cpu.branchPred.BTBLookups 20061712 # Number of BTB lookups
+system.cpu.branchPred.RASInCorrect 121 # Number of incorrect RAS predictions.
+system.cpu.branchPred.condIncorrect 1671536 # Number of conditional branches incorrect
+system.cpu.branchPred.condPredicted 21059526 # Number of conditional branches predicted
+system.cpu.branchPred.lookups 35363260 # Number of BP lookups
+system.cpu.branchPred.usedRAS 6617396 # Number of times the RAS was used to get a target.
+system.cpu.committedInsts 273037854 # Number of instructions committed
+system.cpu.committedOps 349065592 # Number of ops (including micro ops) committed
+system.cpu.cpi 1.666037 # CPI: cycles per instruction
+system.cpu.dcache.LoadLockedReq_accesses::cpu.inst 10895 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_accesses::total 10895 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_hits::cpu.inst 10895 # number of LoadLockedReq hits
+system.cpu.dcache.LoadLockedReq_hits::total 10895 # number of LoadLockedReq hits
+system.cpu.dcache.ReadReq_accesses::cpu.inst 95145110 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 95145110 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 61749.740048 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 61749.740048 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 61620.734497 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61620.734497 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits::cpu.inst 95143025 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 95143025 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency::cpu.inst 128748208 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 128748208 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.000022 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.000022 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses::cpu.inst 2085 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 2085 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 424 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 424 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 102352040 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 102352040 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.000017 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000017 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 1661 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 1661 # number of ReadReq MSHR misses
+system.cpu.dcache.StoreCondReq_accesses::cpu.inst 10895 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_accesses::total 10895 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_hits::cpu.inst 10895 # number of StoreCondReq hits
+system.cpu.dcache.StoreCondReq_hits::total 10895 # number of StoreCondReq hits
+system.cpu.dcache.WriteReq_accesses::cpu.inst 82052677 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 82052677 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 68469.206380 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 68469.206380 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 68654.108392 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68654.108392 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits::cpu.inst 82047473 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 82047473 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency::cpu.inst 356313750 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 356313750 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.000063 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.000063 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses::cpu.inst 5204 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 5204 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 2344 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 2344 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 196350750 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 196350750 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.000035 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000035 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 2860 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 2860 # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.demand_accesses::cpu.inst 177197787 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 177197787 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency::cpu.inst 66547.120044 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 66547.120044 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 66070.070781 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 66070.070781 # average overall mshr miss latency
+system.cpu.dcache.demand_hits::cpu.inst 177190498 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 177190498 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency::cpu.inst 485061958 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 485061958 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate::cpu.inst 0.000041 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.000041 # miss rate for demand accesses
+system.cpu.dcache.demand_misses::cpu.inst 7289 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 7289 # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits::cpu.inst 2768 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 2768 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 298702790 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 298702790 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.000026 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.000026 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses::cpu.inst 4521 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 4521 # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.overall_accesses::cpu.inst 177197787 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 177197787 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency::cpu.inst 66547.120044 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 66547.120044 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 66070.070781 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 66070.070781 # average overall mshr miss latency
+system.cpu.dcache.overall_hits::cpu.inst 177190498 # number of overall hits
+system.cpu.dcache.overall_hits::total 177190498 # number of overall hits
+system.cpu.dcache.overall_miss_latency::cpu.inst 485061958 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 485061958 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate::cpu.inst 0.000041 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.000041 # miss rate for overall accesses
+system.cpu.dcache.overall_misses::cpu.inst 7289 # number of overall misses
+system.cpu.dcache.overall_misses::total 7289 # number of overall misses
+system.cpu.dcache.overall_mshr_hits::cpu.inst 2768 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 2768 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 298702790 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 298702790 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.000026 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.000026 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses::cpu.inst 4521 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 4521 # number of overall MSHR misses
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 17 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 23 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 11 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::3 674 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::4 2436 # Occupied blocks per task id
+system.cpu.dcache.tags.avg_refs 39197.586375 # Average number of references to valid blocks.
+system.cpu.dcache.tags.data_accesses 354443675 # Number of data accesses
+system.cpu.dcache.tags.occ_blocks::cpu.inst 3089.554835 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.inst 0.754286 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.754286 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 3161 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 0.771729 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.replacements 1360 # number of replacements
+system.cpu.dcache.tags.sampled_refs 4521 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.tag_accesses 354443675 # Number of tag accesses
+system.cpu.dcache.tags.tagsinuse 3089.554835 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 177212288 # Total number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks::writebacks 1013 # number of writebacks
+system.cpu.dcache.writebacks::total 1013 # number of writebacks
+system.cpu.discardedOps 6932970 # Number of ops (including micro ops) which were discarded before commit
+system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.dtb.accesses 0 # DTB accesses
+system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dtb.hits 0 # DTB hits
+system.cpu.dtb.inst_accesses 0 # ITB inst accesses
+system.cpu.dtb.inst_hits 0 # ITB inst hits
+system.cpu.dtb.inst_misses 0 # ITB inst misses
+system.cpu.dtb.misses 0 # DTB misses
+system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.dtb.read_accesses 0 # DTB read accesses
+system.cpu.dtb.read_hits 0 # DTB read hits
+system.cpu.dtb.read_misses 0 # DTB read misses
+system.cpu.dtb.write_accesses 0 # DTB write accesses
+system.cpu.dtb.write_hits 0 # DTB write hits
+system.cpu.dtb.write_misses 0 # DTB write misses
+system.cpu.icache.ReadReq_accesses::cpu.inst 77471042 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 77471042 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 17858.870336 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 17858.870336 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 15825.006083 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15825.006083 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits::cpu.inst 77429612 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 77429612 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 739892998 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 739892998 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000535 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000535 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses::cpu.inst 41430 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 41430 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 655630002 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 655630002 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000535 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000535 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 41430 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 41430 # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.demand_accesses::cpu.inst 77471042 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 77471042 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 17858.870336 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 17858.870336 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 15825.006083 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 15825.006083 # average overall mshr miss latency
+system.cpu.icache.demand_hits::cpu.inst 77429612 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 77429612 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency::cpu.inst 739892998 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 739892998 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate::cpu.inst 0.000535 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000535 # miss rate for demand accesses
+system.cpu.icache.demand_misses::cpu.inst 41430 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 41430 # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 655630002 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 655630002 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000535 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000535 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses::cpu.inst 41430 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 41430 # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.icache.overall_accesses::cpu.inst 77471042 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 77471042 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 17858.870336 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 17858.870336 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 15825.006083 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 15825.006083 # average overall mshr miss latency
+system.cpu.icache.overall_hits::cpu.inst 77429612 # number of overall hits
+system.cpu.icache.overall_hits::total 77429612 # number of overall hits
+system.cpu.icache.overall_miss_latency::cpu.inst 739892998 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 739892998 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate::cpu.inst 0.000535 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000535 # miss rate for overall accesses
+system.cpu.icache.overall_misses::cpu.inst 41430 # number of overall misses
+system.cpu.icache.overall_misses::total 41430 # number of overall misses
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 655630002 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 655630002 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000535 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000535 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses::cpu.inst 41430 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 41430 # number of overall MSHR misses
+system.cpu.icache.tags.age_task_id_blocks_1024::0 55 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 87 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::2 33 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::3 288 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::4 1478 # Occupied blocks per task id
+system.cpu.icache.tags.avg_refs 1868.971300 # Average number of references to valid blocks.
+system.cpu.icache.tags.data_accesses 154983513 # Number of data accesses
+system.cpu.icache.tags.occ_blocks::cpu.inst 1927.026996 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.940931 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.940931 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 1941 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.947754 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.replacements 39488 # number of replacements
+system.cpu.icache.tags.sampled_refs 41429 # Sample count of references to valid blocks.
+system.cpu.icache.tags.tag_accesses 154983513 # Number of tag accesses
+system.cpu.icache.tags.tagsinuse 1927.026996 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 77429612 # Total number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.idleCycles 4029946 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.ipc 0.600227 # IPC: instructions per cycle
+system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.itb.accesses 0 # DTB accesses
+system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.itb.hits 0 # DTB hits
+system.cpu.itb.inst_accesses 0 # ITB inst accesses
+system.cpu.itb.inst_hits 0 # ITB inst hits
+system.cpu.itb.inst_misses 0 # ITB inst misses
+system.cpu.itb.misses 0 # DTB misses
+system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses::cpu.inst 2860 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 2860 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 67967.563291 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 67967.563291 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 55399.173699 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 55399.173699 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits::cpu.inst 16 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_hits::total 16 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 193299750 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 193299750 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.994406 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.994406 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses::cpu.inst 2844 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 2844 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 157555250 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 157555250 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.994406 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.994406 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 2844 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 2844 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 43091 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 43091 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 68852.642487 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 68852.642487 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56391.699770 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 56391.699770 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits::cpu.inst 38266 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 38266 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 332214000 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 332214000 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.111972 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.111972 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 4825 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 4825 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 42 # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_hits::total 42 # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 269721500 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 269721500 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.110998 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.110998 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 4783 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 4783 # number of ReadReq MSHR misses
+system.cpu.l2cache.Writeback_accesses::writebacks 1013 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::total 1013 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits::writebacks 1013 # number of Writeback hits
+system.cpu.l2cache.Writeback_hits::total 1013 # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.demand_accesses::cpu.inst 45951 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 45951 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 68524.416482 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 68524.416482 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56021.600892 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 56021.600892 # average overall mshr miss latency
+system.cpu.l2cache.demand_hits::cpu.inst 38282 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 38282 # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency::cpu.inst 525513750 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 525513750 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.166895 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.166895 # miss rate for demand accesses
+system.cpu.l2cache.demand_misses::cpu.inst 7669 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 7669 # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_hits::cpu.inst 42 # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_hits::total 42 # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 427276750 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 427276750 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.165981 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.165981 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 7627 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 7627 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.overall_accesses::cpu.inst 45951 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 45951 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 68524.416482 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 68524.416482 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56021.600892 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 56021.600892 # average overall mshr miss latency
+system.cpu.l2cache.overall_hits::cpu.inst 38282 # number of overall hits
+system.cpu.l2cache.overall_hits::total 38282 # number of overall hits
+system.cpu.l2cache.overall_miss_latency::cpu.inst 525513750 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 525513750 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.166895 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.166895 # miss rate for overall accesses
+system.cpu.l2cache.overall_misses::cpu.inst 7669 # number of overall misses
+system.cpu.l2cache.overall_misses::total 7669 # number of overall misses
+system.cpu.l2cache.overall_mshr_hits::cpu.inst 42 # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_hits::total 42 # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 427276750 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 427276750 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.165981 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.165981 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 7627 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 7627 # number of overall MSHR misses
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 50 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 43 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::2 40 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1262 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 4305 # Occupied blocks per task id
+system.cpu.l2cache.tags.avg_refs 6.727368 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.data_accesses 384272 # Number of data accesses
+system.cpu.l2cache.tags.occ_blocks::writebacks 356.812936 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 3883.048925 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::writebacks 0.010889 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.118501 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.129390 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 5700 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.173950 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.sampled_refs 5700 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.tag_accesses 384272 # Number of tag accesses
+system.cpu.l2cache.tags.tagsinuse 4239.861860 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 38346 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.numCycles 454891032 # number of cpu cycles simulated
+system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.tickCycles 450861086 # Number of cycles that the CPU actually ticked
+system.cpu.toL2Bus.data_through_bus 3005632 # Total data (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 82859 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 10055 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 92914 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.reqLayer0.occupancy 24495000 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 62845998 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 7514710 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.cpu.toL2Bus.throughput 13214734 # Throughput (bytes/s)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2651456 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 354176 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 3005632 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.trans_dist::ReadReq 43091 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 43090 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback 1013 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 2860 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 2860 # Transaction distribution
+system.cpu.workload.num_syscalls 191 # Number of system calls
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.membus.data_through_bus 488128 # Total data (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 15254 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 15254 # Packet count per connected master and slave (bytes)
+system.membus.reqLayer0.occupancy 8910000 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
+system.membus.respLayer1.occupancy 71341750 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 0.0 # Layer utilization (%)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.membus.throughput 2146132 # Throughput (bytes/s)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 488128 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 488128 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadReq 4783 # Transaction distribution
+system.membus.trans_dist::ReadResp 4783 # Transaction distribution
+system.membus.trans_dist::ReadExReq 2844 # Transaction distribution
+system.membus.trans_dist::ReadExResp 2844 # Transaction distribution
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgGap 29821084.57 # Average gap between requests
+system.physmem.avgMemAccLat 25580.41 # Average memory access latency per DRAM burst
+system.physmem.avgQLat 6830.41 # Average queueing delay per DRAM burst
+system.physmem.avgRdBW 2.15 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgRdBWSys 2.15 # Average system read bandwidth in MiByte/s
+system.physmem.avgRdQLen 1.05 # Average read queue length when enqueuing
+system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
+system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
+system.physmem.busUtil 0.02 # Data bus utilization in percentage
+system.physmem.busUtilRead 0.02 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
+system.physmem.bw_inst_read::cpu.inst 974721 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 974721 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 2146132 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 2146132 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 2146132 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 2146132 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytesPerActivate::samples 1544 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 315.689119 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 184.950751 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 330.584238 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 593 38.41% 38.41% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 326 21.11% 59.52% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 172 11.14% 70.66% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 76 4.92% 75.58% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 71 4.60% 80.18% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 58 3.76% 83.94% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 38 2.46% 86.40% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 28 1.81% 88.21% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 182 11.79% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 1544 # Bytes accessed per row activation
+system.physmem.bytesReadDRAM 488128 # Total number of bytes read from DRAM
+system.physmem.bytesReadSys 488128 # Total read bytes from the system interface side
+system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
+system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
+system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
+system.physmem.bytes_inst_read::cpu.inst 221696 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 221696 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::cpu.inst 488128 # Number of bytes read from this memory
+system.physmem.bytes_read::total 488128 # Number of bytes read from this memory
+system.physmem.memoryStateTime::IDLE 217468466000 # Time in different power states
+system.physmem.memoryStateTime::REF 7594860000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 2381096500 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
+system.physmem.num_reads::cpu.inst 7627 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 7627 # Number of read requests responded to by this memory
+system.physmem.pageHitRate 79.70 # Row buffer hit rate, read and write combined
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.perBankRdBursts::0 637 # Per bank write bursts
+system.physmem.perBankRdBursts::1 850 # Per bank write bursts
+system.physmem.perBankRdBursts::2 633 # Per bank write bursts
+system.physmem.perBankRdBursts::3 541 # Per bank write bursts
+system.physmem.perBankRdBursts::4 470 # Per bank write bursts
+system.physmem.perBankRdBursts::5 350 # Per bank write bursts
+system.physmem.perBankRdBursts::6 175 # Per bank write bursts
+system.physmem.perBankRdBursts::7 229 # Per bank write bursts
+system.physmem.perBankRdBursts::8 210 # Per bank write bursts
+system.physmem.perBankRdBursts::9 309 # Per bank write bursts
+system.physmem.perBankRdBursts::10 346 # Per bank write bursts
+system.physmem.perBankRdBursts::11 428 # Per bank write bursts
+system.physmem.perBankRdBursts::12 552 # Per bank write bursts
+system.physmem.perBankRdBursts::13 714 # Per bank write bursts
+system.physmem.perBankRdBursts::14 639 # Per bank write bursts
+system.physmem.perBankRdBursts::15 544 # Per bank write bursts
+system.physmem.perBankWrBursts::0 0 # Per bank write bursts
+system.physmem.perBankWrBursts::1 0 # Per bank write bursts
+system.physmem.perBankWrBursts::2 0 # Per bank write bursts
+system.physmem.perBankWrBursts::3 0 # Per bank write bursts
+system.physmem.perBankWrBursts::4 0 # Per bank write bursts
+system.physmem.perBankWrBursts::5 0 # Per bank write bursts
+system.physmem.perBankWrBursts::6 0 # Per bank write bursts
+system.physmem.perBankWrBursts::7 0 # Per bank write bursts
+system.physmem.perBankWrBursts::8 0 # Per bank write bursts
+system.physmem.perBankWrBursts::9 0 # Per bank write bursts
+system.physmem.perBankWrBursts::10 0 # Per bank write bursts
+system.physmem.perBankWrBursts::11 0 # Per bank write bursts
+system.physmem.perBankWrBursts::12 0 # Per bank write bursts
+system.physmem.perBankWrBursts::13 0 # Per bank write bursts
+system.physmem.perBankWrBursts::14 0 # Per bank write bursts
+system.physmem.perBankWrBursts::15 0 # Per bank write bursts
+system.physmem.rdQLenPdf::0 6680 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 887 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 60 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.readBursts 7627 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 0 # Read request sizes (log2)
+system.physmem.readPktSize::3 0 # Read request sizes (log2)
+system.physmem.readPktSize::4 0 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 7627 # Read request sizes (log2)
+system.physmem.readReqs 7627 # Number of read requests accepted
+system.physmem.readRowHitRate 79.70 # Row buffer hit rate for reads
+system.physmem.readRowHits 6079 # Number of row buffer hits during reads
+system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
+system.physmem.totBusLat 38135000 # Total ticks spent in databus transfers
+system.physmem.totGap 227445412000 # Total gap between requests
+system.physmem.totMemAccLat 195101750 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totQLat 52095500 # Total ticks spent queuing
+system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
+system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 0 # Write request sizes (log2)
+system.physmem.writePktSize::3 0 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 0 # Write request sizes (log2)
+system.physmem.writeReqs 0 # Number of write requests accepted
+system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
+system.physmem.writeRowHits 0 # Number of row buffer hits during writes
+system.voltage_domain.voltage 1 # Voltage in Volts
+
+---------- End Simulation Statistics ----------
--- /dev/null
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
+boot_osflags=a
+cache_line_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+init_param=0
+kernel=
+load_addr_mask=1099511627775
+load_offset=0
+mem_mode=timing
+mem_ranges=
+memories=system.physmem
+num_work_ids=16
+readfile=
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=MinorCPU
+children=branchPred dcache dtb executeFuncUnits icache interrupts isa itb l2cache toL2Bus tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dtb=system.cpu.dtb
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+switched_out=false
+system=system
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=BranchPredictor
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+predType=tournament
+
+[system.cpu.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=262144
+system=system
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.slave[1]
+
+[system.cpu.dcache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=262144
+
+[system.cpu.dtb]
+type=AlphaTLB
+eventq_index=0
+size=64
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=131072
+system=system
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.icache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=131072
+
+[system.cpu.interrupts]
+type=AlphaInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=AlphaISA
+eventq_index=0
+system=system
+
+[system.cpu.itb]
+type=AlphaTLB
+eventq_index=0
+size=48
+
+[system.cpu.l2cache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tags=system.cpu.l2cache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
+
+[system.cpu.l2cache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=2097152
+
+[system.cpu.toL2Bus]
+type=CoherentBus
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=32
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=perlbmk -I. -I lib lgred.makerand.pl
+cwd=build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/minor-timing
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/arm/projectscratch/pd/sysrandd/dist/cpu2000/binaries/alpha/tru64/perlbmk
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.membus]
+type=CoherentBus
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=8
+master=system.physmem.port
+slave=system.system_port system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=DRAMCtrl
+activation_limit=4
+addr_mapping=RoRaBaChCo
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+devices_per_rank=8
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=0:134217727
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCL=13750
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=300000
+tRP=13750
+tRRD=6250
+tWTR=7500
+tXAW=40000
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[0]
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
--- /dev/null
+warn: Sockets disabled, not accepting gdb connections
+warn: Prefetch instructions in Alpha do not do anything
+warn: Prefetch instructions in Alpha do not do anything
+warn: Prefetch instructions in Alpha do not do anything
+warn: ignoring syscall sigprocmask(0, 1, ...)
+warn: ignoring syscall sigprocmask(18446744073709547831, 1, ...)
--- /dev/null
+Redirecting stdout to build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/minor-timing/simout
+Redirecting stderr to build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/minor-timing/simerr
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled May 7 2014 10:41:53
+gem5 started May 7 2014 15:12:23
+gem5 executing on cz3212c2d7
+command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/minor-timing -re tests/run.py build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/minor-timing
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0. Starting simulation...
+info: Increasing stack size by one page.
+info: Increasing stack size by one page.
+1375000: 2038431008
+1374000: 3487365506
+1373000: 4184770123
+1372000: 1943746837
+1371000: 2651673663
+1370000: 1493817016
+1369000: 2894014801
+1368000: 1932092157
+1367000: 1670009799
+1366000: 828662248
+1365000: 1816650195
+1364000: 4173139012
+1363000: 3990577549
+1362000: 1330366815
+1361000: 3316935553
+1360000: 961300001
+1359000: 344963924
+1358000: 1930356625
+1357000: 1640964266
+1356000: 3777883312
+1355000: 1651132665
+1354000: 1971433151
+1353000: 3024027448
+1352000: 1956387036
+1351000: 1490224841
+1350000: 3286956460
+1349000: 2793131848
+1348000: 2529224907
+1347000: 2622295253
+1346000: 1414103189
+1345000: 3861617587
+1344000: 3506378216
+1343000: 1667466720
+1342000: 2899224065
+1341000: 1681491556
+1340000: 1076311729
+1339000: 4066972664
+1338000: 3438059028
+1337000: 2938359730
+1336000: 1214615378
+1335000: 3814432458
+1334000: 2944038793
+1333000: 3428045644
+1332000: 2815822229
+1331000: 1093465585
+1330000: 3012217108
+1329000: 2230916791
+1328000: 208547885
+1327000: 3592585825
+1326000: 3948677052
+1325000: 1817805162
+1324000: 135366494
+1323000: 3309148112
+1322000: 1685035744
+1321000: 3293068577
+1320000: 4097808567
+1319000: 1594097274
+1318000: 2607196971
+1317000: 1763785306
+1316000: 2157394178
+1315000: 2399031328
+1314000: 2954547004
+1313000: 82348686
+1312000: 3120930785
+1311000: 2192747320
+1310000: 1580299400
+1309000: 4085061477
+1308000: 3627048345
+1307000: 3756533178
+1306000: 77997329
+1305000: 1343359499
+1304000: 1124031730
+1303000: 1161755432
+1302000: 1855858423
+1301000: 3985872257
+1300000: 3188250811
+1299000: 3621615933
+1298000: 962624248
+1297000: 447138785
+1296000: 1459144309
+1295000: 3454504226
+1294000: 2154913347
+1293000: 2356291788
+1292000: 458348817
+1291000: 3639562699
+1290000: 3596847973
+1289000: 117168222
+1288000: 3531023849
+1287000: 3135920051
+1286000: 234987844
+1285000: 2048767180
+1284000: 2437301839
+1283000: 522886780
+1282000: 2274133042
+1281000: 1415703448
+1280000: 4145574054
+1279000: 4283494580
+1278000: 3305365779
+1277000: 604711974
+1276000: 2031548723
+1275000: 1809515149
+1274000: 1664703088
+1273000: 4149809153
+1272000: 4045608138
+1271000: 1687605659
+1270000: 1292294527
+1269000: 3120968162
+1268000: 3502898850
+1267000: 371380256
+1266000: 1683884245
+1265000: 1849576817
+1264000: 1559050991
+1263000: 66820972
+1262000: 4023539201
+1261000: 3452295398
+1260000: 4188778026
+1259000: 2008091854
+1258000: 2691158394
+1257000: 2030818206
+1256000: 2715523403
+1255000: 3473414015
+1254000: 138826953
+1253000: 69386516
+1252000: 1174725971
+1251000: 4130510373
+1250000: 1649788328
+1249000: 1589122801
+1248000: 1108688101
+1247000: 2906355484
+1246000: 379539929
+1245000: 914026021
+1244000: 4074858468
+1243000: 505989635
+1242000: 2487288773
+1241000: 1991248111
+1240000: 2415456875
+1239000: 2571192525
+1238000: 2897090536
+1237000: 2761178989
+1236000: 1296601829
+1235000: 594696756
+1234000: 264562726
+1233000: 3630852367
+1232000: 1605618457
+1231000: 2857419452
+1230000: 3028672437
+1229000: 361833758
+1228000: 4046013938
+1227000: 1031775583
+1226000: 3475227831
+1225000: 802168737
+1224000: 3819194009
+1223000: 851157666
+1222000: 2656457905
+1221000: 2579045204
+1220000: 2091024410
+1219000: 4070633834
+1218000: 1926611791
+1217000: 1903813761
+1216000: 3107168794
+1215000: 2975081979
+1214000: 4097089273
+1213000: 328943233
+1212000: 2912404803
+1211000: 181334180
+1210000: 863898367
+1209000: 1894902343
+1208000: 1531985231
+1207000: 1412503751
+1206000: 662457490
+1205000: 3447925432
+1204000: 2320889638
+1203000: 303282255
+1202000: 1568632659
+1201000: 1108711074
+1200000: 953936964
+1199000: 3576987258
+1198000: 466163300
+1197000: 1159551420
+1196000: 529807534
+1195000: 1528979627
+1194000: 1795576953
+1193000: 2050917610
+1192000: 4068219994
+1191000: 3573497288
+1190000: 776005286
+1189000: 2643125982
+1188000: 2240857507
+1187000: 43353719
+1186000: 2474198261
+1185000: 1711347056
+1184000: 3046018343
+1183000: 664346074
+1182000: 3532392595
+1181000: 3145347726
+1180000: 2203928246
+1179000: 4275910811
+1178000: 3260065240
+1177000: 3216083720
+1176000: 3588515377
+1175000: 1432542416
+1174000: 173159992
+1173000: 4115057268
+1172000: 223456174
+1171000: 1192164227
+1170000: 2059254624
+1169000: 279921804
+1168000: 1100495449
+1167000: 264813624
+1166000: 2839280440
+1165000: 301796904
+1164000: 1331933822
+1163000: 647427882
+1162000: 3872813324
+1161000: 2231068824
+1160000: 4222672618
+1159000: 3629229584
+1158000: 2262586804
+1157000: 2837951671
+1156000: 1780662312
+1155000: 31553143
+1154000: 3230861653
+1153000: 1991458597
+1152000: 2277829165
+1151000: 3864184029
+1150000: 630158826
+1149000: 4028889917
+1148000: 1662505287
+1147000: 4121796538
+1146000: 3215277282
+1145000: 2019794999
+1144000: 4124433286
+1143000: 181819953
+1142000: 2704380222
+1141000: 2487909897
+1140000: 1753570204
+1139000: 2337507591
+1138000: 3235449912
+1137000: 3819353806
+1136000: 3435413746
+1135000: 3288196653
+1134000: 2705083758
+1133000: 997301031
+1132000: 1871866706
+1131000: 2298991521
+1130000: 1516060457
+1129000: 3393393053
+1128000: 2795526466
+1127000: 1177801041
+1126000: 4226698729
+1125000: 567826718
+1124000: 2425735007
+1123000: 1090360485
+1122000: 2508061782
+1121000: 3476086116
+1120000: 2952087827
+1119000: 2238445545
+1118000: 2937037425
+1117000: 1773353797
+1116000: 3033333765
+1115000: 3086246055
+1114000: 944390435
+1113000: 2944932895
+1112000: 534683663
+1111000: 2002175399
+1110000: 1876265996
+1109000: 4148000592
+1108000: 3857174625
+1107000: 843045539
+1106000: 307772960
+1105000: 4161975075
+1104000: 3675447412
+1103000: 1232242543
+1102000: 1019583281
+1101000: 1983565552
+1100000: 2490901544
+1099000: 2990982808
+1098000: 1586955629
+1097000: 1629138000
+1096000: 1870655270
+1095000: 2201093764
+1094000: 696079363
+1093000: 1526904315
+1092000: 553848190
+1091000: 4234411636
+1090000: 1027439894
+1089000: 1319115149
+1088000: 1147708285
+1087000: 3364503693
+1086000: 528432422
+1085000: 3289100476
+1084000: 3074065438
+1083000: 3664250869
+1082000: 2950591670
+1081000: 4207904839
+1080000: 3425353965
+1079000: 1069646286
+1078000: 1004956209
+1077000: 2642475281
+1076000: 364759474
+1075000: 2334969932
+1074000: 3907002684
+1073000: 273633783
+1072000: 4113182592
+1071000: 1404306188
+1070000: 3286171051
+1069000: 3531039414
+1068000: 4147513318
+1067000: 2466290219
+1066000: 2089005579
+1065000: 2617563073
+1064000: 3124838472
+1063000: 3731008114
+1062000: 4154022628
+1061000: 3389258714
+1060000: 3915149371
+1059000: 2280932986
+1058000: 2872952978
+1057000: 2381277834
+1056000: 1236179469
+1055000: 3256417375
+1054000: 2700213407
+1053000: 3418122897
+1052000: 3130247908
+1051000: 1897033028
+1050000: 2349143738
+1049000: 3789736749
+1048000: 409522147
+1047000: 3149279018
+1046000: 1323133366
+1045000: 3881472077
+1044000: 3363874422
+1043000: 3931657349
+1042000: 1220007174
+1041000: 3634450249
+1040000: 695184634
+1039000: 529508167
+1038000: 449827627
+1037000: 2817424280
+1036000: 1613482057
+1035000: 2632612792
+1034000: 852422020
+1033000: 4098325966
+1032000: 177298753
+1031000: 2286807874
+1030000: 2745349553
+1029000: 2387386570
+1028000: 2004317534
+1027000: 971343564
+1026000: 1583732447
+1025000: 2340780818
+1024000: 561110245
+1023000: 3012020895
+1022000: 1677066870
+1021000: 3046208682
+1020000: 2695506079
+1019000: 780536149
+1018000: 4225713741
+1017000: 420500410
+1016000: 3642094643
+1015000: 608695027
+1014000: 2161592269
+1013000: 930784800
+1012000: 1924051276
+1011000: 1889733886
+1010000: 1476038251
+1009000: 2908577467
+1008000: 2584082136
+1007000: 1713214537
+1006000: 3374346754
+1005000: 1173203719
+1004000: 1142288559
+1003000: 4195961973
+1002000: 1211260974
+1001000: 474231127
+1000000: 3967090782
+999000: 1543103493
+998000: 1018646803
+997000: 1799037982
+996000: 3416426509
+995000: 3581729971
+994000: 3044504127
+993000: 2975704335
+992000: 280018795
+991000: 330300280
+990000: 3557016064
+989000: 3856724468
+988000: 2124201285
+987000: 3683893247
+986000: 3331663795
+985000: 1980057740
+984000: 2908437859
+983000: 4074086941
+982000: 1162307093
+981000: 3855413476
+980000: 2799155731
+979000: 2477822501
+978000: 497762075
+977000: 1650233426
+976000: 3061573902
+975000: 2224673611
+974000: 868725340
+973000: 1630206962
+972000: 2549398924
+971000: 602424332
+970000: 1172502721
+969000: 2923795552
+968000: 1394164637
+967000: 1088479837
+966000: 898709052
+965000: 3983150961
+964000: 2463803866
+963000: 4181117626
+962000: 2151137820
+961000: 1342513757
+960000: 1507689687
+959000: 3652624918
+958000: 4169721124
+957000: 531022334
+956000: 3161389505
+955000: 1197637232
+954000: 2927231791
+953000: 2552305374
+952000: 2988512039
+951000: 2448639370
+950000: 3560951660
+949000: 948988399
+948000: 2488188856
+947000: 2804177113
+946000: 1991587461
+945000: 2480044082
+944000: 1954588624
+943000: 924231798
+942000: 3269047595
+941000: 2078696579
+940000: 2822989969
+939000: 2295885951
+938000: 1815612561
+937000: 4182254074
+936000: 2753223967
+935000: 2840201908
+934000: 4058383142
+933000: 4270167260
+932000: 1203124158
+931000: 3039861400
+930000: 4247472610
+929000: 2297661055
+928000: 2376159704
+927000: 3861417958
+926000: 1968685250
+925000: 1156966624
+924000: 3568580529
+923000: 866582344
+922000: 2263113297
+921000: 3643523016
+920000: 3252268544
+919000: 2413309783
+918000: 3463124619
+917000: 3965291932
+916000: 1309181143
+915000: 2321282614
+914000: 2286584604
+913000: 3271924727
+912000: 1719841316
+911000: 3966124343
+910000: 607707072
+909000: 61942114
+908000: 903881820
+907000: 4136948835
+906000: 3663861210
+905000: 3251888710
+904000: 227984688
+903000: 495030333
+902000: 863290992
+901000: 3297482717
+900000: 3821175085
+899000: 1679874522
+898000: 2033358728
+897000: 3495513776
+896000: 1613181881
+895000: 1729312232
+894000: 2171317375
+893000: 2508603694
+892000: 151095866
+891000: 1926096901
+890000: 4292888210
+889000: 2716307666
+888000: 737310728
+887000: 4172392976
+886000: 2322084662
+885000: 1034961047
+884000: 665072958
+883000: 368014441
+882000: 1914585160
+881000: 3836900884
+880000: 2073827187
+879000: 1650543625
+878000: 3581099222
+877000: 147580905
+876000: 4009421518
+875000: 3294244820
+874000: 2786720968
+873000: 1682434702
+872000: 620473876
+871000: 742752376
+870000: 385116650
+869000: 3882475387
+868000: 4259210265
+867000: 1329675866
+866000: 539876515
+865000: 2761681036
+864000: 2192063038
+863000: 1512848001
+862000: 3911973718
+861000: 399349760
+860000: 1449497249
+859000: 4241714042
+858000: 18611709
+857000: 1550083097
+856000: 3322762748
+855000: 283796511
+854000: 227907270
+853000: 3162559866
+852000: 1331946455
+851000: 2328467927
+850000: 1640242501
+849000: 3390154083
+848000: 22088346
+847000: 636412590
+846000: 1550672808
+845000: 763937899
+844000: 430123910
+843000: 3413971543
+842000: 900018421
+841000: 3295874222
+840000: 2470678073
+839000: 821401909
+838000: 3923898844
+837000: 429069328
+836000: 2030779868
+835000: 464625222
+834000: 3593024182
+833000: 3564354808
+832000: 2794783695
+831000: 97817593
+830000: 4197446076
+829000: 2367560230
+828000: 2180262123
+827000: 3149571964
+826000: 1364436763
+825000: 21599634
+824000: 448490256
+823000: 3775294409
+822000: 1132631425
+821000: 2046352434
+820000: 3380435217
+819000: 3672496486
+818000: 1634548077
+817000: 2881316258
+816000: 1808599559
+815000: 3298310748
+814000: 3744285741
+813000: 3540737709
+812000: 1143844515
+811000: 3091026783
+810000: 3771757792
+809000: 631375816
+808000: 1353831646
+807000: 3047756240
+806000: 818136890
+805000: 783072818
+804000: 3923416267
+803000: 3233085529
+802000: 674747602
+801000: 758523180
+800000: 2232308489
+799000: 2919643710
+798000: 623631722
+797000: 1302202741
+796000: 1083055596
+795000: 2358048936
+794000: 2836842068
+793000: 1612571734
+792000: 4243459584
+791000: 1585511173
+790000: 1493369943
+789000: 3649557715
+788000: 3223859588
+787000: 4001130195
+786000: 2949323631
+785000: 3887611007
+784000: 4091766333
+783000: 2954277998
+782000: 1281850218
+781000: 771664458
+780000: 2242576209
+779000: 3865479146
+778000: 1885013114
+777000: 2032659742
+776000: 4221167450
+775000: 1962824751
+774000: 209539683
+773000: 262945027
+772000: 452388820
+771000: 2006266573
+770000: 990063860
+769000: 1377951885
+768000: 4240978277
+767000: 2206801004
+766000: 258015097
+765000: 1990217201
+764000: 1336410303
+763000: 1004853228
+762000: 1404152873
+761000: 3356554358
+760000: 4052430907
+759000: 2833671166
+758000: 1561723151
+757000: 1752620777
+756000: 2622547462
+755000: 1843933196
+754000: 3728801998
+753000: 2776832730
+752000: 2626131293
+751000: 1528525830
+750000: 2716112581
+749000: 3306039713
+748000: 915271993
+747000: 4205133363
+746000: 3136321783
+745000: 1203154793
+744000: 3370017183
+743000: 4036456207
+742000: 3377556743
+741000: 3688568185
+740000: 3349738887
+739000: 1606411092
+738000: 331980874
+737000: 744409647
+736000: 3845688101
+735000: 3654026084
+734000: 786733128
+733000: 1938791337
+732000: 843210299
+731000: 622237260
+730000: 2851984401
+729000: 874906210
+728000: 485670931
+727000: 1522238607
+726000: 2167917076
+725000: 2304482464
+724000: 1053513779
+723000: 3535437378
+722000: 2842397393
+721000: 864490421
+720000: 920591184
+719000: 238249003
+718000: 400999105
+717000: 2476588521
+716000: 2501770197
+715000: 2307183887
+714000: 2461504446
+713000: 1055961242
+712000: 2112756603
+711000: 1691285107
+710000: 2318101701
+709000: 1113470660
+708000: 2880817109
+707000: 2105866601
+706000: 1441912219
+705000: 1684930572
+704000: 1652788290
+703000: 2359919145
+702000: 554008403
+701000: 3292620387
+700000: 3528106952
+699000: 3096375697
+698000: 4201459210
+697000: 1450879661
+696000: 3743939389
+695000: 3595614062
+694000: 4101634764
+693000: 364538097
+692000: 4204120947
+691000: 3706729229
+690000: 23134581
+689000: 2585120038
+688000: 488096133
+687000: 3437179533
+686000: 4233790378
+685000: 3093374794
+684000: 4054579709
+683000: 1275606548
+682000: 1966964511
+681000: 354765069
+680000: 3812578933
+679000: 781104418
+678000: 3281747368
+677000: 38547527
+676000: 1005246555
+675000: 74753563
+674000: 676561715
+673000: 1571462591
+672000: 1876054379
+671000: 1899005137
+670000: 4188106842
+669000: 1210903253
+668000: 2909261468
+667000: 3100970839
+666000: 758568698
+665000: 2456763236
+664000: 686978785
+663000: 349808361
+662000: 2804776250
+661000: 2660993423
+660000: 1758165672
+659000: 2116094507
+658000: 473425247
+657000: 563682488
+656000: 1454194093
+655000: 3211379305
+654000: 1298793267
+653000: 3374836733
+652000: 586356525
+651000: 1490379306
+650000: 2444980288
+649000: 47671514
+648000: 568687171
+647000: 452676234
+646000: 2752247721
+645000: 1473254180
+644000: 4189470166
+643000: 2619721788
+642000: 348627393
+641000: 675341258
+640000: 3183922211
+639000: 1266115377
+638000: 2331844572
+637000: 250721255
+636000: 4017517385
+635000: 1279621530
+634000: 1500904407
+633000: 2495457137
+632000: 1919479114
+631000: 1900388354
+630000: 370039669
+629000: 1207459690
+628000: 2314286843
+627000: 80099285
+626000: 2465533600
+625000: 1056979505
+624000: 4289445503
+623000: 1234007489
+622000: 2015973003
+621000: 2281387627
+620000: 1115405564
+619000: 1407699260
+618000: 3940256761
+617000: 3639431367
+616000: 3498942818
+615000: 2982957031
+614000: 3800830694
+613000: 1454837486
+612000: 158454584
+611000: 3414923339
+610000: 3752581462
+609000: 195868045
+608000: 3165948362
+607000: 2335822431
+606000: 3229210414
+605000: 1963422803
+604000: 2355005929
+603000: 2009365872
+602000: 1343084455
+601000: 2935056539
+600000: 2354171524
+599000: 3621510708
+598000: 3992266416
+597000: 682368260
+596000: 3290472265
+595000: 2215475388
+594000: 258049456
+593000: 365234760
+592000: 291875022
+591000: 3307168950
+590000: 2233802778
+589000: 1944100586
+588000: 7070250
+587000: 882601802
+586000: 1231725137
+585000: 4169259917
+584000: 2123453163
+583000: 631823798
+582000: 2039925673
+581000: 2238172862
+580000: 1479379031
+579000: 2363652063
+578000: 3186953219
+577000: 1893181853
+576000: 2598096173
+575000: 938779920
+574000: 927622241
+573000: 3105026014
+572000: 2412852365
+571000: 644810722
+570000: 3576393744
+569000: 2625468928
+568000: 2167447563
+567000: 3391359662
+566000: 3178493511
+565000: 24044406
+564000: 3298992941
+563000: 2054886551
+562000: 42479754
+561000: 2681525651
+560000: 1110769583
+559000: 2140540905
+558000: 780964175
+557000: 1320986796
+556000: 3624725635
+555000: 2920977559
+554000: 4017386186
+553000: 1800018968
+552000: 2137743255
+551000: 2282561617
+550000: 1466333871
+549000: 2567190002
+548000: 3280136825
+547000: 1761114084
+546000: 413841088
+545000: 829808286
+544000: 283842712
+543000: 3524860517
+542000: 1853927454
+541000: 3087398009
+540000: 2535138654
+539000: 2224833733
+538000: 1673737994
+537000: 3963575809
+536000: 289926670
+535000: 2411609896
+534000: 1866933324
+533000: 259728174
+532000: 786327819
+531000: 870136645
+530000: 3603849411
+529000: 1687141824
+528000: 2973109656
+527000: 2120372902
+526000: 3554894341
+525000: 369365218
+524000: 2336210870
+523000: 1352671703
+522000: 4093185231
+521000: 44309897
+520000: 1308207751
+519000: 1489447779
+518000: 497784082
+517000: 2370135551
+516000: 2393982064
+515000: 3453216376
+514000: 349616264
+513000: 1057922348
+512000: 2061823561
+511000: 2221803921
+510000: 2518047997
+509000: 2783356981
+508000: 3842023593
+507000: 3105321997
+506000: 3540124104
+505000: 334821209
+504000: 2867156116
+503000: 3824184936
+502000: 2432119674
+501000: 3759474841
+500000: 3381305904
+499000: 3106640260
+498000: 4241569809
+497000: 2499659818
+496000: 3971155346
+495000: 2297624439
+494000: 3455216298
+493000: 2152855317
+492000: 3915728702
+491000: 1087687366
+490000: 3976823873
+489000: 1813936857
+488000: 2803197060
+487000: 4026575712
+486000: 3867909271
+485000: 644795069
+484000: 1051897856
+483000: 3091023530
+482000: 558963440
+481000: 2516346710
+480000: 2405618228
+479000: 1595155902
+478000: 1699460683
+477000: 645434559
+476000: 1457238083
+475000: 101746166
+474000: 1054127445
+473000: 1703635926
+472000: 3228750510
+471000: 2570095523
+470000: 2671516672
+469000: 219569232
+468000: 245973042
+467000: 1785352151
+466000: 1828704556
+465000: 2993350381
+464000: 1802995474
+463000: 3689392931
+462000: 2612188341
+461000: 1970287287
+460000: 179729165
+459000: 1971694777
+458000: 3031333568
+457000: 844564594
+456000: 979968160
+455000: 2169589334
+454000: 2315813244
+453000: 2333801403
+452000: 27632567
+451000: 3752181065
+450000: 3965825733
+449000: 969798494
+448000: 1028884180
+447000: 1127216392
+446000: 2477366335
+445000: 3752023316
+444000: 1679036165
+443000: 4241934865
+442000: 3360200587
+441000: 3533494907
+440000: 1888455616
+439000: 2668699748
+438000: 2728196631
+437000: 31348508
+436000: 2192326452
+435000: 286955043
+434000: 4097630027
+433000: 1185622743
+432000: 2870795553
+431000: 2246074692
+430000: 14797454
+429000: 2606207217
+428000: 2143322684
+427000: 1289559127
+426000: 3922285071
+425000: 590638427
+424000: 1098669098
+423000: 1597510568
+422000: 1623191243
+421000: 558862770
+420000: 3846690181
+419000: 3187756225
+418000: 2520849981
+417000: 492022774
+416000: 1621927303
+415000: 2828836994
+414000: 2840605981
+413000: 4260845378
+412000: 2200645444
+411000: 393061550
+410000: 3334889686
+409000: 1926958198
+408000: 2939424440
+407000: 4207748941
+406000: 4155428743
+405000: 89797563
+404000: 427509452
+403000: 1154877029
+402000: 4023324583
+401000: 359413604
+400000: 964788206
+399000: 3843097093
+398000: 1871599521
+397000: 2361845870
+396000: 4103568192
+395000: 622493054
+394000: 954921337
+393000: 3664395297
+392000: 2429042528
+391000: 1361036260
+390000: 1944048082
+389000: 1452288555
+388000: 1619598577
+387000: 481096019
+386000: 3719595713
+385000: 1840199850
+384000: 421723640
+383000: 2976677668
+382000: 618336385
+381000: 1777037748
+380000: 901802032
+379000: 621392881
+378000: 3857241587
+377000: 3115040335
+376000: 3173790487
+375000: 2517831056
+374000: 4125976072
+373000: 2294107866
+372000: 4127359945
+371000: 333946663
+370000: 3307391606
+369000: 4268094300
+368000: 91056295
+367000: 882600429
+366000: 730521557
+365000: 3957048081
+364000: 2139992409
+363000: 3504327478
+362000: 2637042137
+361000: 2718540805
+360000: 903036675
+359000: 1858031956
+358000: 1868403889
+357000: 2677157063
+356000: 1865569815
+355000: 224528281
+354000: 3144318856
+353000: 1968806079
+352000: 2836077060
+351000: 1981309964
+350000: 3105869514
+349000: 3793296439
+348000: 1267294125
+347000: 1962520375
+346000: 2150839102
+345000: 3811064048
+344000: 1298671776
+343000: 2150950779
+342000: 3522997671
+341000: 1378798782
+340000: 2213936395
+339000: 2117978968
+338000: 2444486361
+337000: 3928234621
+336000: 1645335376
+335000: 540013781
+334000: 1103798645
+333000: 1723781016
+332000: 1805323374
+331000: 3590394804
+330000: 4178797476
+329000: 3350975600
+328000: 1556948383
+327000: 2282601074
+326000: 1709618426
+325000: 637957139
+324000: 2719080929
+323000: 1847444832
+322000: 547261068
+321000: 581409575
+320000: 586567018
+319000: 1579880779
+318000: 1049735969
+317000: 3233747918
+316000: 351376358
+315000: 3446473138
+314000: 2099035319
+313000: 2827833754
+312000: 2717063452
+311000: 2212978977
+310000: 1583494069
+309000: 3119642323
+308000: 2946038826
+307000: 167580491
+306000: 3916319765
+305000: 3480693946
+304000: 2709010304
+303000: 3265576420
+302000: 3439318492
+301000: 1896109937
+300000: 339896540
+299000: 313850585
+298000: 2600289987
+297000: 4060531515
+296000: 3894455718
+295000: 3183544633
+294000: 1551799240
+293000: 3574197425
+292000: 2380783887
+291000: 3130665581
+290000: 1135162832
+289000: 3460550191
+288000: 3366619355
+287000: 501626025
+286000: 1070097358
+285000: 1023235560
+284000: 925313877
+283000: 3758987940
+282000: 1935539406
+281000: 3727463323
+280000: 4040081802
+279000: 2462105177
+278000: 322183212
+277000: 2437872102
+276000: 1085894622
+275000: 2118601354
+274000: 1720719726
+273000: 56294175
+272000: 2046218040
+271000: 2871320919
+270000: 3111863367
+269000: 726835633
+268000: 916866344
+267000: 1208374677
+266000: 2914608557
+265000: 449456198
+264000: 2645640532
+263000: 997311800
+262000: 2872564998
+261000: 1964496124
+260000: 2802080932
+259000: 387636194
+258000: 3813984224
+257000: 1921258264
+256000: 1414333533
+255000: 997845727
+254000: 3671258247
+253000: 3244313331
+252000: 44297738
+251000: 1055697350
+250000: 403951609
+249000: 3558182356
+248000: 3441722116
+247000: 3598259825
+246000: 2495236386
+245000: 4150113079
+244000: 4092477475
+243000: 1352323466
+242000: 4228179784
+241000: 3509286314
+240000: 1117669666
+239000: 1821539001
+238000: 2685425558
+237000: 3282158412
+236000: 976807931
+235000: 1960913234
+234000: 675404937
+233000: 2016845981
+232000: 3778769531
+231000: 1321297859
+230000: 84609577
+229000: 2736973360
+228000: 1143462599
+227000: 1152334102
+226000: 2661675401
+225000: 3384049744
+224000: 3321570349
+223000: 2151575803
+222000: 2950365334
+221000: 2791341163
+220000: 2912181889
+219000: 700726300
+218000: 3236687629
+217000: 384678680
+216000: 3027284798
+215000: 2124466541
+214000: 1634885735
+213000: 3025139089
+212000: 1913485355
+211000: 2451444114
+210000: 1597224573
+209000: 2863042887
+208000: 1462999033
+207000: 853998677
+206000: 1532111742
+205000: 3533822378
+204000: 1057056422
+203000: 2585913344
+202000: 1776380902
+201000: 2652271540
+200000: 2500553547
+199000: 3943435104
+198000: 615742187
+197000: 2089667313
+196000: 1649690458
+195000: 582691711
+194000: 1197398266
+193000: 2682453813
+192000: 1739971049
+191000: 1543584807
+190000: 4224852565
+189000: 2330603128
+188000: 2738873539
+187000: 2462336661
+186000: 538134005
+185000: 618406175
+184000: 3258203829
+183000: 3565635398
+182000: 2437456159
+181000: 1103703144
+180000: 3142082412
+179000: 3635072449
+178000: 2831183465
+177000: 3067391696
+176000: 4243880329
+175000: 3847103503
+174000: 1886736895
+173000: 3994782354
+172000: 2180961421
+171000: 2657714328
+170000: 1783032069
+169000: 3288794122
+168000: 4214505744
+167000: 3893811403
+166000: 301673242
+165000: 1008606441
+164000: 4241744599
+163000: 4077366883
+162000: 947408771
+161000: 2893412067
+160000: 4239854096
+159000: 837488883
+158000: 1035341013
+157000: 2979612216
+156000: 622879904
+155000: 2239033946
+154000: 1793603359
+153000: 3403674755
+152000: 1757769702
+151000: 3104338771
+150000: 4050901279
+149000: 1064027760
+148000: 1232980113
+147000: 1940798204
+146000: 1520506974
+145000: 1602654645
+144000: 3827165041
+143000: 2333560581
+142000: 1078945096
+141000: 4164769913
+140000: 1004088705
+139000: 1918334274
+138000: 2376094733
+137000: 2114404244
+136000: 610887654
+135000: 2061314834
+134000: 2934949429
+133000: 1384359308
+132000: 2214638498
+131000: 4091637905
+130000: 1178600936
+129000: 3673332079
+128000: 335936353
+127000: 1680711257
+126000: 1535342908
+125000: 1797602927
+124000: 1277174958
+123000: 3114077321
+122000: 149498793
+121000: 864366602
+120000: 104510626
+119000: 1518395286
+118000: 3111302078
+117000: 3110116836
+116000: 3233967498
+115000: 1017896311
+114000: 692827001
+113000: 3779537224
+112000: 2905474934
+111000: 3465999202
+110000: 1915694049
+109000: 2628022627
+108000: 875271541
+107000: 2022225002
+106000: 1671971011
+105000: 3334748297
+104000: 1332184097
+103000: 1555681497
+102000: 3406253965
+101000: 4045141299
+100000: 3058680000
+99000: 555036606
+98000: 46275609
+97000: 3853135904
+96000: 4229006385
+95000: 4108164708
+94000: 2566945975
+93000: 3797900910
+92000: 3355992329
+91000: 1635484145
+90000: 1382023482
+89000: 3690432221
+88000: 1892056918
+87000: 1120722079
+86000: 2675052236
+85000: 4165748502
+84000: 10230467
+83000: 4138070209
+82000: 1570296924
+81000: 3126342757
+80000: 598265835
+79000: 541475291
+78000: 2784920265
+77000: 4169891577
+76000: 1101249184
+75000: 2090307927
+74000: 3780559777
+73000: 19873425
+72000: 1118190767
+71000: 3485912405
+70000: 1322638834
+69000: 1096526516
+68000: 1370553703
+67000: 3631120381
+66000: 1806420191
+65000: 2701118072
+64000: 483879470
+63000: 2124403158
+62000: 1877513812
+61000: 1289006766
+60000: 3733667461
+59000: 3457358686
+58000: 732502949
+57000: 3971773677
+56000: 883589946
+55000: 290212168
+54000: 2244967385
+53000: 3848247179
+52000: 2228476206
+51000: 2372703555
+50000: 1200411530
+49000: 2060190456
+48000: 2511902942
+47000: 4007272287
+46000: 2854231300
+45000: 2518671311
+44000: 815143404
+43000: 1972543143
+42000: 3063716128
+41000: 3326571310
+40000: 3180391453
+39000: 2568545510
+38000: 573110821
+37000: 3814257324
+36000: 4163248735
+35000: 943584186
+34000: 387069186
+33000: 3519377243
+32000: 3861206003
+31000: 2378381393
+30000: 3259365221
+29000: 3960625204
+28000: 3476394666
+27000: 1995310421
+26000: 1884341166
+25000: 3181801013
+24000: 116492838
+23000: 3276567587
+22000: 3693343729
+21000: 2595820568
+20000: 2397879436
+19000: 2692679578
+18000: 2368648652
+17000: 3098196844
+16000: 3913788179
+15000: 1240694507
+14000: 1586030084
+13000: 1211450031
+12000: 3458253062
+11000: 1804606651
+10000: 2128587109
+9000: 1894810186
+8000: 2221431098
+7000: 113605713
+6000: 4020003580
+5000: 2988041351
+4000: 2310084217
+3000: 1475476779
+2000: 760651391
+1000: 4031656975
+0: 2206428413
+Exiting @ tick 1192700952000 because target called exit()
--- /dev/null
+
+---------- Begin Simulation Statistics ----------
+final_tick 1191522940000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate 293885 # Simulator instruction rate (inst/s)
+host_mem_usage 258084 # Number of bytes of host memory used
+host_op_rate 293885 # Simulator op (including micro ops) rate (op/s)
+host_seconds 6837.45 # Real time elapsed on the host
+host_tick_rate 174264280 # Simulator tick rate (ticks/s)
+sim_freq 1000000000000 # Frequency of simulated ticks
+sim_insts 2009421070 # Number of instructions simulated
+sim_ops 2009421070 # Number of ops (including micro ops) simulated
+sim_seconds 1.191523 # Number of seconds simulated
+sim_ticks 1191522940000 # Number of ticks simulated
+system.clk_domain.clock 1000 # Clock period in ticks
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 80.283547 # BTB Hit Percentage
+system.cpu.branchPred.BTBHits 179637334 # Number of BTB hits
+system.cpu.branchPred.BTBLookups 223753609 # Number of BTB lookups
+system.cpu.branchPred.RASInCorrect 24504 # Number of incorrect RAS predictions.
+system.cpu.branchPred.condIncorrect 26222048 # Number of conditional branches incorrect
+system.cpu.branchPred.condPredicted 174812836 # Number of conditional branches predicted
+system.cpu.branchPred.lookups 271009171 # Number of BP lookups
+system.cpu.branchPred.usedRAS 40320873 # Number of times the RAS was used to get a target.
+system.cpu.committedInsts 2009421070 # Number of instructions committed
+system.cpu.committedOps 2009421070 # Number of ops (including micro ops) committed
+system.cpu.cpi 1.185937 # CPI: cycles per instruction
+system.cpu.dcache.ReadReq_accesses::cpu.inst 484973463 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 484973463 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 29869.727061 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 29869.727061 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 27793.909016 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27793.909016 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits::cpu.inst 483514457 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 483514457 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency::cpu.inst 43580111000 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 43580111000 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.003008 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.003008 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses::cpu.inst 1459006 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 1459006 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 621 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 621 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 40534220000 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 40534220000 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.003007 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003007 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 1458385 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 1458385 # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_accesses::cpu.inst 210794896 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 210794896 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 64653.542435 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 64653.542435 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 62992.275671 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62992.275671 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits::cpu.inst 210652621 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 210652621 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency::cpu.inst 9198582750 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 9198582750 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.000675 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.000675 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses::cpu.inst 142275 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 142275 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 70327 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 70327 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 4532168250 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 4532168250 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.000341 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000341 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 71948 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 71948 # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.demand_accesses::cpu.inst 695768359 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 695768359 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency::cpu.inst 32960.294758 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 32960.294758 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 29448.746286 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 29448.746286 # average overall mshr miss latency
+system.cpu.dcache.demand_hits::cpu.inst 694167078 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 694167078 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency::cpu.inst 52778693750 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 52778693750 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate::cpu.inst 0.002301 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.002301 # miss rate for demand accesses
+system.cpu.dcache.demand_misses::cpu.inst 1601281 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 1601281 # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits::cpu.inst 70948 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 70948 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 45066388250 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 45066388250 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.002199 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.002199 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses::cpu.inst 1530333 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 1530333 # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.overall_accesses::cpu.inst 695768359 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 695768359 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency::cpu.inst 32960.294758 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 32960.294758 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 29448.746286 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 29448.746286 # average overall mshr miss latency
+system.cpu.dcache.overall_hits::cpu.inst 694167078 # number of overall hits
+system.cpu.dcache.overall_hits::total 694167078 # number of overall hits
+system.cpu.dcache.overall_miss_latency::cpu.inst 52778693750 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 52778693750 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate::cpu.inst 0.002301 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.002301 # miss rate for overall accesses
+system.cpu.dcache.overall_misses::cpu.inst 1601281 # number of overall misses
+system.cpu.dcache.overall_misses::total 1601281 # number of overall misses
+system.cpu.dcache.overall_mshr_hits::cpu.inst 70948 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 70948 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 45066388250 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 45066388250 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.002199 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.002199 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses::cpu.inst 1530333 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 1530333 # number of overall MSHR misses
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 60 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 212 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 948 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::3 1258 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::4 1618 # Occupied blocks per task id
+system.cpu.dcache.tags.avg_refs 453.605247 # Average number of references to valid blocks.
+system.cpu.dcache.tags.data_accesses 1393067051 # Number of data accesses
+system.cpu.dcache.tags.occ_blocks::cpu.inst 4094.559536 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.inst 0.999648 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.999648 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.replacements 1526237 # number of replacements
+system.cpu.dcache.tags.sampled_refs 1530333 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.tag_accesses 1393067051 # Number of tag accesses
+system.cpu.dcache.tags.tagsinuse 4094.559536 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 694167078 # Total number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 828837250 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks::writebacks 95962 # number of writebacks
+system.cpu.dcache.writebacks::total 95962 # number of writebacks
+system.cpu.discardedOps 54230447 # Number of ops (including micro ops) which were discarded before commit
+system.cpu.dtb.data_accesses 722376032 # DTB accesses
+system.cpu.dtb.data_acv 0 # DTB access violations
+system.cpu.dtb.data_hits 721933722 # DTB hits
+system.cpu.dtb.data_misses 442310 # DTB misses
+system.cpu.dtb.fetch_accesses 0 # ITB accesses
+system.cpu.dtb.fetch_acv 0 # ITB acv
+system.cpu.dtb.fetch_hits 0 # ITB hits
+system.cpu.dtb.fetch_misses 0 # ITB misses
+system.cpu.dtb.read_accesses 511558478 # DTB read accesses
+system.cpu.dtb.read_acv 0 # DTB read access violations
+system.cpu.dtb.read_hits 511131393 # DTB read hits
+system.cpu.dtb.read_misses 427085 # DTB read misses
+system.cpu.dtb.write_accesses 210817554 # DTB write accesses
+system.cpu.dtb.write_acv 0 # DTB write access violations
+system.cpu.dtb.write_hits 210802329 # DTB write hits
+system.cpu.dtb.write_misses 15225 # DTB write misses
+system.cpu.icache.ReadReq_accesses::cpu.inst 683609242 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 683609242 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 20652.120610 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 20652.120610 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18596.962668 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18596.962668 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits::cpu.inst 683586607 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 683586607 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 467460750 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 467460750 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000033 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000033 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses::cpu.inst 22635 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 22635 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 420942250 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 420942250 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000033 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000033 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 22635 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 22635 # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.demand_accesses::cpu.inst 683609242 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 683609242 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 20652.120610 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 20652.120610 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18596.962668 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 18596.962668 # average overall mshr miss latency
+system.cpu.icache.demand_hits::cpu.inst 683586607 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 683586607 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency::cpu.inst 467460750 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 467460750 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate::cpu.inst 0.000033 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000033 # miss rate for demand accesses
+system.cpu.icache.demand_misses::cpu.inst 22635 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 22635 # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 420942250 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 420942250 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000033 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000033 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses::cpu.inst 22635 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 22635 # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.icache.overall_accesses::cpu.inst 683609242 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 683609242 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 20652.120610 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 20652.120610 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18596.962668 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 18596.962668 # average overall mshr miss latency
+system.cpu.icache.overall_hits::cpu.inst 683586607 # number of overall hits
+system.cpu.icache.overall_hits::total 683586607 # number of overall hits
+system.cpu.icache.overall_miss_latency::cpu.inst 467460750 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 467460750 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate::cpu.inst 0.000033 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000033 # miss rate for overall accesses
+system.cpu.icache.overall_misses::cpu.inst 22635 # number of overall misses
+system.cpu.icache.overall_misses::total 22635 # number of overall misses
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 420942250 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 420942250 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000033 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000033 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses::cpu.inst 22635 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 22635 # number of overall MSHR misses
+system.cpu.icache.tags.age_task_id_blocks_1024::0 63 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 103 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::2 2 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::4 1573 # Occupied blocks per task id
+system.cpu.icache.tags.avg_refs 30201.758726 # Average number of references to valid blocks.
+system.cpu.icache.tags.data_accesses 1367241118 # Number of data accesses
+system.cpu.icache.tags.occ_blocks::cpu.inst 1688.672888 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.824547 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.824547 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 1741 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.850098 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.replacements 20893 # number of replacements
+system.cpu.icache.tags.sampled_refs 22634 # Sample count of references to valid blocks.
+system.cpu.icache.tags.tag_accesses 1367241118 # Number of tag accesses
+system.cpu.icache.tags.tagsinuse 1688.672888 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 683586607 # Total number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.idleCycles 103732278 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.ipc 0.843215 # IPC: instructions per cycle
+system.cpu.itb.data_accesses 0 # DTB accesses
+system.cpu.itb.data_acv 0 # DTB access violations
+system.cpu.itb.data_hits 0 # DTB hits
+system.cpu.itb.data_misses 0 # DTB misses
+system.cpu.itb.fetch_accesses 683609362 # ITB accesses
+system.cpu.itb.fetch_acv 0 # ITB acv
+system.cpu.itb.fetch_hits 683609242 # ITB hits
+system.cpu.itb.fetch_misses 120 # ITB misses
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.read_acv 0 # DTB read access violations
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.write_acv 0 # DTB write access violations
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses::cpu.inst 71948 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 71948 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 65940.521766 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 65940.521766 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 53018.517549 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 53018.517549 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits::cpu.inst 5079 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_hits::total 5079 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 4409376750 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 4409376750 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.929407 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.929407 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses::cpu.inst 66869 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 66869 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 3545295250 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3545295250 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.929407 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.929407 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 66869 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 66869 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 1481020 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 1481020 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 70256.406419 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 70256.406419 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 57611.646625 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 57611.646625 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits::cpu.inst 1071704 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 1071704 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 28757071250 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 28757071250 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.276374 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.276374 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 409316 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 409316 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 23581368750 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 23581368750 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.276374 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.276374 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 409316 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 409316 # number of ReadReq MSHR misses
+system.cpu.l2cache.Writeback_accesses::writebacks 95962 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::total 95962 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits::writebacks 95962 # number of Writeback hits
+system.cpu.l2cache.Writeback_hits::total 95962 # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.demand_accesses::cpu.inst 1552968 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 1552968 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69650.341779 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 69650.341779 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56966.649516 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 56966.649516 # average overall mshr miss latency
+system.cpu.l2cache.demand_hits::cpu.inst 1076783 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 1076783 # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency::cpu.inst 33166448000 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 33166448000 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.306629 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.306629 # miss rate for demand accesses
+system.cpu.l2cache.demand_misses::cpu.inst 476185 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 476185 # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 27126664000 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 27126664000 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.306629 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.306629 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 476185 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 476185 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.overall_accesses::cpu.inst 1552968 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 1552968 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69650.341779 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 69650.341779 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56966.649516 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 56966.649516 # average overall mshr miss latency
+system.cpu.l2cache.overall_hits::cpu.inst 1076783 # number of overall hits
+system.cpu.l2cache.overall_hits::total 1076783 # number of overall hits
+system.cpu.l2cache.overall_miss_latency::cpu.inst 33166448000 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 33166448000 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.306629 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.306629 # miss rate for overall accesses
+system.cpu.l2cache.overall_misses::cpu.inst 476185 # number of overall misses
+system.cpu.l2cache.overall_misses::total 476185 # number of overall misses
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 27126664000 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 27126664000 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.306629 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.306629 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 476185 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 476185 # number of overall MSHR misses
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 122 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 209 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::2 274 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2674 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 29455 # Occupied blocks per task id
+system.cpu.l2cache.tags.avg_refs 2.311701 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.data_accesses 13739527 # Number of data accesses
+system.cpu.l2cache.tags.occ_blocks::writebacks 1349.197229 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 31332.044596 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::writebacks 0.041174 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.956178 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.997352 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 32734 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.998962 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.replacements 443405 # number of replacements
+system.cpu.l2cache.tags.sampled_refs 476139 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.tag_accesses 13739527 # Number of tag accesses
+system.cpu.l2cache.tags.tagsinuse 32681.241826 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 1100691 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks::writebacks 66908 # number of writebacks
+system.cpu.l2cache.writebacks::total 66908 # number of writebacks
+system.cpu.numCycles 2383045880 # number of cpu cycles simulated
+system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.tickCycles 2279313602 # Number of cycles that the CPU actually ticked
+system.cpu.toL2Bus.data_through_bus 105531456 # Total data (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 45269 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3156628 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 3201897 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.reqLayer0.occupancy 920427000 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 34576250 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 2370536750 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%)
+system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.cpu.toL2Bus.throughput 88568547 # Throughput (bytes/s)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1448576 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 104082880 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 105531456 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.trans_dist::ReadReq 1481020 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 1481019 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback 95962 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 71948 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 71948 # Transaction distribution
+system.cpu.workload.num_syscalls 39 # Number of system calls
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.membus.data_through_bus 34757888 # Total data (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1019276 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 1019276 # Packet count per connected master and slave (bytes)
+system.membus.reqLayer0.occupancy 1283589500 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 0.1 # Layer utilization (%)
+system.membus.respLayer1.occupancy 4535569500 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 0.4 # Layer utilization (%)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.membus.throughput 29170977 # Throughput (bytes/s)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 34757888 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 34757888 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadReq 409315 # Transaction distribution
+system.membus.trans_dist::ReadResp 409315 # Transaction distribution
+system.membus.trans_dist::Writeback 66908 # Transaction distribution
+system.membus.trans_dist::ReadExReq 66869 # Transaction distribution
+system.membus.trans_dist::ReadExResp 66869 # Transaction distribution
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgGap 2193961.36 # Average gap between requests
+system.physmem.avgMemAccLat 26986.02 # Average memory access latency per DRAM burst
+system.physmem.avgQLat 8236.02 # Average queueing delay per DRAM burst
+system.physmem.avgRdBW 25.56 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgRdBWSys 25.58 # Average system read bandwidth in MiByte/s
+system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing
+system.physmem.avgWrBW 3.59 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgWrBWSys 3.59 # Average system write bandwidth in MiByte/s
+system.physmem.avgWrQLen 24.44 # Average write queue length when enqueuing
+system.physmem.busUtil 0.23 # Data bus utilization in percentage
+system.physmem.busUtilRead 0.20 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes
+system.physmem.bw_inst_read::cpu.inst 156519 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 156519 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 25577163 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 25577163 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 3593814 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 25577163 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 29170977 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_write::writebacks 3593814 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 3593814 # Write bandwidth from this memory (bytes/s)
+system.physmem.bytesPerActivate::samples 196329 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 176.935328 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 127.479402 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 206.642311 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 75423 38.42% 38.42% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 90953 46.33% 84.74% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 17208 8.76% 93.51% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 945 0.48% 93.99% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 960 0.49% 94.48% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 641 0.33% 94.81% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 1086 0.55% 95.36% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 966 0.49% 95.85% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 8147 4.15% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 196329 # Bytes accessed per row activation
+system.physmem.bytesReadDRAM 30457664 # Total number of bytes read from DRAM
+system.physmem.bytesReadSys 30475776 # Total read bytes from the system interface side
+system.physmem.bytesReadWrQ 18112 # Total number of bytes read from write queue
+system.physmem.bytesWritten 4280512 # Total number of bytes written to DRAM
+system.physmem.bytesWrittenSys 4282112 # Total written bytes from the system interface side
+system.physmem.bytes_inst_read::cpu.inst 186496 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 186496 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::cpu.inst 30475776 # Number of bytes read from this memory
+system.physmem.bytes_read::total 30475776 # Number of bytes read from this memory
+system.physmem.bytes_written::writebacks 4282112 # Number of bytes written to this memory
+system.physmem.bytes_written::total 4282112 # Number of bytes written to this memory
+system.physmem.memoryStateTime::IDLE 593665055500 # Time in different power states
+system.physmem.memoryStateTime::REF 39787540000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 558069752500 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
+system.physmem.num_reads::cpu.inst 476184 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 476184 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 66908 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 66908 # Number of write requests responded to by this memory
+system.physmem.pageHitRate 63.83 # Row buffer hit rate, read and write combined
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.perBankRdBursts::0 29463 # Per bank write bursts
+system.physmem.perBankRdBursts::1 29813 # Per bank write bursts
+system.physmem.perBankRdBursts::2 29826 # Per bank write bursts
+system.physmem.perBankRdBursts::3 29780 # Per bank write bursts
+system.physmem.perBankRdBursts::4 29692 # Per bank write bursts
+system.physmem.perBankRdBursts::5 29773 # Per bank write bursts
+system.physmem.perBankRdBursts::6 29849 # Per bank write bursts
+system.physmem.perBankRdBursts::7 29830 # Per bank write bursts
+system.physmem.perBankRdBursts::8 29753 # Per bank write bursts
+system.physmem.perBankRdBursts::9 29878 # Per bank write bursts
+system.physmem.perBankRdBursts::10 29844 # Per bank write bursts
+system.physmem.perBankRdBursts::11 29908 # Per bank write bursts
+system.physmem.perBankRdBursts::12 29785 # Per bank write bursts
+system.physmem.perBankRdBursts::13 29573 # Per bank write bursts
+system.physmem.perBankRdBursts::14 29507 # Per bank write bursts
+system.physmem.perBankRdBursts::15 29627 # Per bank write bursts
+system.physmem.perBankWrBursts::0 4125 # Per bank write bursts
+system.physmem.perBankWrBursts::1 4164 # Per bank write bursts
+system.physmem.perBankWrBursts::2 4223 # Per bank write bursts
+system.physmem.perBankWrBursts::3 4160 # Per bank write bursts
+system.physmem.perBankWrBursts::4 4142 # Per bank write bursts
+system.physmem.perBankWrBursts::5 4099 # Per bank write bursts
+system.physmem.perBankWrBursts::6 4262 # Per bank write bursts
+system.physmem.perBankWrBursts::7 4226 # Per bank write bursts
+system.physmem.perBankWrBursts::8 4233 # Per bank write bursts
+system.physmem.perBankWrBursts::9 4334 # Per bank write bursts
+system.physmem.perBankWrBursts::10 4223 # Per bank write bursts
+system.physmem.perBankWrBursts::11 4241 # Per bank write bursts
+system.physmem.perBankWrBursts::12 4098 # Per bank write bursts
+system.physmem.perBankWrBursts::13 4100 # Per bank write bursts
+system.physmem.perBankWrBursts::14 4096 # Per bank write bursts
+system.physmem.perBankWrBursts::15 4157 # Per bank write bursts
+system.physmem.rdPerTurnAround::samples 4057 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean 115.306631 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::gmean 36.801532 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev 1128.564145 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-2047 4038 99.53% 99.53% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::12288-14335 6 0.15% 99.68% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::14336-16383 12 0.30% 99.98% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::32768-34815 1 0.02% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total 4057 # Reads before turning the bus around for writes
+system.physmem.rdQLenPdf::0 475416 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 459 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 26 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.readBursts 476184 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 0 # Read request sizes (log2)
+system.physmem.readPktSize::3 0 # Read request sizes (log2)
+system.physmem.readPktSize::4 0 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 476184 # Read request sizes (log2)
+system.physmem.readReqs 476184 # Number of read requests accepted
+system.physmem.readRowHitRate 62.16 # Row buffer hit rate for reads
+system.physmem.readRowHits 295815 # Number of row buffer hits during reads
+system.physmem.servicedByWrQ 283 # Number of DRAM read bursts serviced by the write queue
+system.physmem.totBusLat 2379505000 # Total ticks spent in databus transfers
+system.physmem.totGap 1191522864500 # Total gap between requests
+system.physmem.totMemAccLat 12842674500 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totQLat 3919530750 # Total ticks spent queuing
+system.physmem.wrPerTurnAround::samples 4057 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean 16.485827 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean 16.464369 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev 0.858223 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16 3072 75.72% 75.72% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::18 984 24.25% 99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::19 1 0.02% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total 4057 # Writes before turning the bus around for reads
+system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 986 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 986 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 4058 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 4058 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 4058 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 4058 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 4058 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 4058 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 4058 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 4058 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 4057 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 4057 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 4058 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 4057 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 4057 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 4057 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 4057 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 4057 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
+system.physmem.writeBursts 66908 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 0 # Write request sizes (log2)
+system.physmem.writePktSize::3 0 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 66908 # Write request sizes (log2)
+system.physmem.writeReqs 66908 # Number of write requests accepted
+system.physmem.writeRowHitRate 75.68 # Row buffer hit rate for writes
+system.physmem.writeRowHits 50635 # Number of row buffer hits during writes
+system.voltage_domain.voltage 1 # Voltage in Volts
+
+---------- End Simulation Statistics ----------
--- /dev/null
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
+boot_osflags=a
+cache_line_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+init_param=0
+kernel=
+load_addr_mask=1099511627775
+load_offset=0
+mem_mode=timing
+mem_ranges=
+memories=system.physmem
+num_work_ids=16
+readfile=
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=MinorCPU
+children=branchPred dcache dstage2_mmu dtb executeFuncUnits icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dstage2_mmu=system.cpu.dstage2_mmu
+dtb=system.cpu.dtb
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+istage2_mmu=system.cpu.istage2_mmu
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+switched_out=false
+system=system
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=BranchPredictor
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+predType=tournament
+
+[system.cpu.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=262144
+system=system
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.slave[1]
+
+[system.cpu.dcache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=262144
+
+[system.cpu.dstage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb
+tlb=system.cpu.dtb
+
+[system.cpu.dstage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.dstage2_mmu.stage2_tlb.walker
+
+[system.cpu.dstage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[5]
+
+[system.cpu.dtb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.dtb.walker
+
+[system.cpu.dtb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[3]
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=131072
+system=system
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.icache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=131072
+
+[system.cpu.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=ArmISA
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=1052678
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=0
+id_aa64isar1_el1=0
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=0
+id_aa64pfr0_el1=17
+id_aa64pfr1_el1=0
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=0
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_pfr0=49
+id_pfr1=4113
+midr=1091551472
+system=system
+
+[system.cpu.istage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.istage2_mmu.stage2_tlb
+tlb=system.cpu.itb
+
+[system.cpu.istage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.istage2_mmu.stage2_tlb.walker
+
+[system.cpu.istage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[4]
+
+[system.cpu.itb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.itb.walker
+
+[system.cpu.itb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[2]
+
+[system.cpu.l2cache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tags=system.cpu.l2cache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
+
+[system.cpu.l2cache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=2097152
+
+[system.cpu.toL2Bus]
+type=CoherentBus
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=32
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port system.cpu.istage2_mmu.stage2_tlb.walker.port system.cpu.dstage2_mmu.stage2_tlb.walker.port
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=perlbmk -I. -I lib lgred.makerand.pl
+cwd=build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/minor-timing
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/arm/projectscratch/pd/sysrandd/dist/cpu2000/binaries/arm/linux/perlbmk
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.membus]
+type=CoherentBus
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=8
+master=system.physmem.port
+slave=system.system_port system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=DRAMCtrl
+activation_limit=4
+addr_mapping=RoRaBaChCo
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+devices_per_rank=8
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=0:134217727
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCL=13750
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=300000
+tRP=13750
+tRRD=6250
+tWTR=7500
+tXAW=40000
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[0]
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
--- /dev/null
+warn: Sockets disabled, not accepting gdb connections
+warn: fcntl64(3, 2) passed through to host
--- /dev/null
+Redirecting stdout to build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/minor-timing/simout
+Redirecting stderr to build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/minor-timing/simerr
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled May 7 2014 10:57:46
+gem5 started May 7 2014 14:12:56
+gem5 executing on cz3211bhr8
+command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/minor-timing -re tests/run.py build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/minor-timing
+Global frequency set at 1000000000000 ticks per second
+ 0: system.cpu.isa: ISA system set to: 0 0x1273de40
+info: Entering event queue @ 0. Starting simulation...
+info: Increasing stack size by one page.
+info: Increasing stack size by one page.
+1375000: 2038431008
+1374000: 3487365506
+1373000: 4184770123
+1372000: 1943746837
+1371000: 2651673663
+1370000: 1493817016
+1369000: 2894014801
+1368000: 1932092157
+1367000: 1670009799
+1366000: 828662248
+1365000: 1816650195
+1364000: 4173139012
+1363000: 3990577549
+1362000: 1330366815
+1361000: 3316935553
+1360000: 961300001
+1359000: 344963924
+1358000: 1930356625
+1357000: 1640964266
+1356000: 3777883312
+1355000: 1651132665
+1354000: 1971433151
+1353000: 3024027448
+1352000: 1956387036
+1351000: 1490224841
+1350000: 3286956460
+1349000: 2793131848
+1348000: 2529224907
+1347000: 2622295253
+1346000: 1414103189
+1345000: 3861617587
+1344000: 3506378216
+1343000: 1667466720
+1342000: 2899224065
+1341000: 1681491556
+1340000: 1076311729
+1339000: 4066972664
+1338000: 3438059028
+1337000: 2938359730
+1336000: 1214615378
+1335000: 3814432458
+1334000: 2944038793
+1333000: 3428045644
+1332000: 2815822229
+1331000: 1093465585
+1330000: 3012217108
+1329000: 2230916791
+1328000: 208547885
+1327000: 3592585825
+1326000: 3948677052
+1325000: 1817805162
+1324000: 135366494
+1323000: 3309148112
+1322000: 1685035744
+1321000: 3293068577
+1320000: 4097808567
+1319000: 1594097274
+1318000: 2607196971
+1317000: 1763785306
+1316000: 2157394178
+1315000: 2399031328
+1314000: 2954547004
+1313000: 82348686
+1312000: 3120930785
+1311000: 2192747320
+1310000: 1580299400
+1309000: 4085061477
+1308000: 3627048345
+1307000: 3756533178
+1306000: 77997329
+1305000: 1343359499
+1304000: 1124031730
+1303000: 1161755432
+1302000: 1855858423
+1301000: 3985872257
+1300000: 3188250811
+1299000: 3621615933
+1298000: 962624248
+1297000: 447138785
+1296000: 1459144309
+1295000: 3454504226
+1294000: 2154913347
+1293000: 2356291788
+1292000: 458348817
+1291000: 3639562699
+1290000: 3596847973
+1289000: 117168222
+1288000: 3531023849
+1287000: 3135920051
+1286000: 234987844
+1285000: 2048767180
+1284000: 2437301839
+1283000: 522886780
+1282000: 2274133042
+1281000: 1415703448
+1280000: 4145574054
+1279000: 4283494580
+1278000: 3305365779
+1277000: 604711974
+1276000: 2031548723
+1275000: 1809515149
+1274000: 1664703088
+1273000: 4149809153
+1272000: 4045608138
+1271000: 1687605659
+1270000: 1292294527
+1269000: 3120968162
+1268000: 3502898850
+1267000: 371380256
+1266000: 1683884245
+1265000: 1849576817
+1264000: 1559050991
+1263000: 66820972
+1262000: 4023539201
+1261000: 3452295398
+1260000: 4188778026
+1259000: 2008091854
+1258000: 2691158394
+1257000: 2030818206
+1256000: 2715523403
+1255000: 3473414015
+1254000: 138826953
+1253000: 69386516
+1252000: 1174725971
+1251000: 4130510373
+1250000: 1649788328
+1249000: 1589122801
+1248000: 1108688101
+1247000: 2906355484
+1246000: 379539929
+1245000: 914026021
+1244000: 4074858468
+1243000: 505989635
+1242000: 2487288773
+1241000: 1991248111
+1240000: 2415456875
+1239000: 2571192525
+1238000: 2897090536
+1237000: 2761178989
+1236000: 1296601829
+1235000: 594696756
+1234000: 264562726
+1233000: 3630852367
+1232000: 1605618457
+1231000: 2857419452
+1230000: 3028672437
+1229000: 361833758
+1228000: 4046013938
+1227000: 1031775583
+1226000: 3475227831
+1225000: 802168737
+1224000: 3819194009
+1223000: 851157666
+1222000: 2656457905
+1221000: 2579045204
+1220000: 2091024410
+1219000: 4070633834
+1218000: 1926611791
+1217000: 1903813761
+1216000: 3107168794
+1215000: 2975081979
+1214000: 4097089273
+1213000: 328943233
+1212000: 2912404803
+1211000: 181334180
+1210000: 863898367
+1209000: 1894902343
+1208000: 1531985231
+1207000: 1412503751
+1206000: 662457490
+1205000: 3447925432
+1204000: 2320889638
+1203000: 303282255
+1202000: 1568632659
+1201000: 1108711074
+1200000: 953936964
+1199000: 3576987258
+1198000: 466163300
+1197000: 1159551420
+1196000: 529807534
+1195000: 1528979627
+1194000: 1795576953
+1193000: 2050917610
+1192000: 4068219994
+1191000: 3573497288
+1190000: 776005286
+1189000: 2643125982
+1188000: 2240857507
+1187000: 43353719
+1186000: 2474198261
+1185000: 1711347056
+1184000: 3046018343
+1183000: 664346074
+1182000: 3532392595
+1181000: 3145347726
+1180000: 2203928246
+1179000: 4275910811
+1178000: 3260065240
+1177000: 3216083720
+1176000: 3588515377
+1175000: 1432542416
+1174000: 173159992
+1173000: 4115057268
+1172000: 223456174
+1171000: 1192164227
+1170000: 2059254624
+1169000: 279921804
+1168000: 1100495449
+1167000: 264813624
+1166000: 2839280440
+1165000: 301796904
+1164000: 1331933822
+1163000: 647427882
+1162000: 3872813324
+1161000: 2231068824
+1160000: 4222672618
+1159000: 3629229584
+1158000: 2262586804
+1157000: 2837951671
+1156000: 1780662312
+1155000: 31553143
+1154000: 3230861653
+1153000: 1991458597
+1152000: 2277829165
+1151000: 3864184029
+1150000: 630158826
+1149000: 4028889917
+1148000: 1662505287
+1147000: 4121796538
+1146000: 3215277282
+1145000: 2019794999
+1144000: 4124433286
+1143000: 181819953
+1142000: 2704380222
+1141000: 2487909897
+1140000: 1753570204
+1139000: 2337507591
+1138000: 3235449912
+1137000: 3819353806
+1136000: 3435413746
+1135000: 3288196653
+1134000: 2705083758
+1133000: 997301031
+1132000: 1871866706
+1131000: 2298991521
+1130000: 1516060457
+1129000: 3393393053
+1128000: 2795526466
+1127000: 1177801041
+1126000: 4226698729
+1125000: 567826718
+1124000: 2425735007
+1123000: 1090360485
+1122000: 2508061782
+1121000: 3476086116
+1120000: 2952087827
+1119000: 2238445545
+1118000: 2937037425
+1117000: 1773353797
+1116000: 3033333765
+1115000: 3086246055
+1114000: 944390435
+1113000: 2944932895
+1112000: 534683663
+1111000: 2002175399
+1110000: 1876265996
+1109000: 4148000592
+1108000: 3857174625
+1107000: 843045539
+1106000: 307772960
+1105000: 4161975075
+1104000: 3675447412
+1103000: 1232242543
+1102000: 1019583281
+1101000: 1983565552
+1100000: 2490901544
+1099000: 2990982808
+1098000: 1586955629
+1097000: 1629138000
+1096000: 1870655270
+1095000: 2201093764
+1094000: 696079363
+1093000: 1526904315
+1092000: 553848190
+1091000: 4234411636
+1090000: 1027439894
+1089000: 1319115149
+1088000: 1147708285
+1087000: 3364503693
+1086000: 528432422
+1085000: 3289100476
+1084000: 3074065438
+1083000: 3664250869
+1082000: 2950591670
+1081000: 4207904839
+1080000: 3425353965
+1079000: 1069646286
+1078000: 1004956209
+1077000: 2642475281
+1076000: 364759474
+1075000: 2334969932
+1074000: 3907002684
+1073000: 273633783
+1072000: 4113182592
+1071000: 1404306188
+1070000: 3286171051
+1069000: 3531039414
+1068000: 4147513318
+1067000: 2466290219
+1066000: 2089005579
+1065000: 2617563073
+1064000: 3124838472
+1063000: 3731008114
+1062000: 4154022628
+1061000: 3389258714
+1060000: 3915149371
+1059000: 2280932986
+1058000: 2872952978
+1057000: 2381277834
+1056000: 1236179469
+1055000: 3256417375
+1054000: 2700213407
+1053000: 3418122897
+1052000: 3130247908
+1051000: 1897033028
+1050000: 2349143738
+1049000: 3789736749
+1048000: 409522147
+1047000: 3149279018
+1046000: 1323133366
+1045000: 3881472077
+1044000: 3363874422
+1043000: 3931657349
+1042000: 1220007174
+1041000: 3634450249
+1040000: 695184634
+1039000: 529508167
+1038000: 449827627
+1037000: 2817424280
+1036000: 1613482057
+1035000: 2632612792
+1034000: 852422020
+1033000: 4098325966
+1032000: 177298753
+1031000: 2286807874
+1030000: 2745349553
+1029000: 2387386570
+1028000: 2004317534
+1027000: 971343564
+1026000: 1583732447
+1025000: 2340780818
+1024000: 561110245
+1023000: 3012020895
+1022000: 1677066870
+1021000: 3046208682
+1020000: 2695506079
+1019000: 780536149
+1018000: 4225713741
+1017000: 420500410
+1016000: 3642094643
+1015000: 608695027
+1014000: 2161592269
+1013000: 930784800
+1012000: 1924051276
+1011000: 1889733886
+1010000: 1476038251
+1009000: 2908577467
+1008000: 2584082136
+1007000: 1713214537
+1006000: 3374346754
+1005000: 1173203719
+1004000: 1142288559
+1003000: 4195961973
+1002000: 1211260974
+1001000: 474231127
+1000000: 3967090782
+999000: 1543103493
+998000: 1018646803
+997000: 1799037982
+996000: 3416426509
+995000: 3581729971
+994000: 3044504127
+993000: 2975704335
+992000: 280018795
+991000: 330300280
+990000: 3557016064
+989000: 3856724468
+988000: 2124201285
+987000: 3683893247
+986000: 3331663795
+985000: 1980057740
+984000: 2908437859
+983000: 4074086941
+982000: 1162307093
+981000: 3855413476
+980000: 2799155731
+979000: 2477822501
+978000: 497762075
+977000: 1650233426
+976000: 3061573902
+975000: 2224673611
+974000: 868725340
+973000: 1630206962
+972000: 2549398924
+971000: 602424332
+970000: 1172502721
+969000: 2923795552
+968000: 1394164637
+967000: 1088479837
+966000: 898709052
+965000: 3983150961
+964000: 2463803866
+963000: 4181117626
+962000: 2151137820
+961000: 1342513757
+960000: 1507689687
+959000: 3652624918
+958000: 4169721124
+957000: 531022334
+956000: 3161389505
+955000: 1197637232
+954000: 2927231791
+953000: 2552305374
+952000: 2988512039
+951000: 2448639370
+950000: 3560951660
+949000: 948988399
+948000: 2488188856
+947000: 2804177113
+946000: 1991587461
+945000: 2480044082
+944000: 1954588624
+943000: 924231798
+942000: 3269047595
+941000: 2078696579
+940000: 2822989969
+939000: 2295885951
+938000: 1815612561
+937000: 4182254074
+936000: 2753223967
+935000: 2840201908
+934000: 4058383142
+933000: 4270167260
+932000: 1203124158
+931000: 3039861400
+930000: 4247472610
+929000: 2297661055
+928000: 2376159704
+927000: 3861417958
+926000: 1968685250
+925000: 1156966624
+924000: 3568580529
+923000: 866582344
+922000: 2263113297
+921000: 3643523016
+920000: 3252268544
+919000: 2413309783
+918000: 3463124619
+917000: 3965291932
+916000: 1309181143
+915000: 2321282614
+914000: 2286584604
+913000: 3271924727
+912000: 1719841316
+911000: 3966124343
+910000: 607707072
+909000: 61942114
+908000: 903881820
+907000: 4136948835
+906000: 3663861210
+905000: 3251888710
+904000: 227984688
+903000: 495030333
+902000: 863290992
+901000: 3297482717
+900000: 3821175085
+899000: 1679874522
+898000: 2033358728
+897000: 3495513776
+896000: 1613181881
+895000: 1729312232
+894000: 2171317375
+893000: 2508603694
+892000: 151095866
+891000: 1926096901
+890000: 4292888210
+889000: 2716307666
+888000: 737310728
+887000: 4172392976
+886000: 2322084662
+885000: 1034961047
+884000: 665072958
+883000: 368014441
+882000: 1914585160
+881000: 3836900884
+880000: 2073827187
+879000: 1650543625
+878000: 3581099222
+877000: 147580905
+876000: 4009421518
+875000: 3294244820
+874000: 2786720968
+873000: 1682434702
+872000: 620473876
+871000: 742752376
+870000: 385116650
+869000: 3882475387
+868000: 4259210265
+867000: 1329675866
+866000: 539876515
+865000: 2761681036
+864000: 2192063038
+863000: 1512848001
+862000: 3911973718
+861000: 399349760
+860000: 1449497249
+859000: 4241714042
+858000: 18611709
+857000: 1550083097
+856000: 3322762748
+855000: 283796511
+854000: 227907270
+853000: 3162559866
+852000: 1331946455
+851000: 2328467927
+850000: 1640242501
+849000: 3390154083
+848000: 22088346
+847000: 636412590
+846000: 1550672808
+845000: 763937899
+844000: 430123910
+843000: 3413971543
+842000: 900018421
+841000: 3295874222
+840000: 2470678073
+839000: 821401909
+838000: 3923898844
+837000: 429069328
+836000: 2030779868
+835000: 464625222
+834000: 3593024182
+833000: 3564354808
+832000: 2794783695
+831000: 97817593
+830000: 4197446076
+829000: 2367560230
+828000: 2180262123
+827000: 3149571964
+826000: 1364436763
+825000: 21599634
+824000: 448490256
+823000: 3775294409
+822000: 1132631425
+821000: 2046352434
+820000: 3380435217
+819000: 3672496486
+818000: 1634548077
+817000: 2881316258
+816000: 1808599559
+815000: 3298310748
+814000: 3744285741
+813000: 3540737709
+812000: 1143844515
+811000: 3091026783
+810000: 3771757792
+809000: 631375816
+808000: 1353831646
+807000: 3047756240
+806000: 818136890
+805000: 783072818
+804000: 3923416267
+803000: 3233085529
+802000: 674747602
+801000: 758523180
+800000: 2232308489
+799000: 2919643710
+798000: 623631722
+797000: 1302202741
+796000: 1083055596
+795000: 2358048936
+794000: 2836842068
+793000: 1612571734
+792000: 4243459584
+791000: 1585511173
+790000: 1493369943
+789000: 3649557715
+788000: 3223859588
+787000: 4001130195
+786000: 2949323631
+785000: 3887611007
+784000: 4091766333
+783000: 2954277998
+782000: 1281850218
+781000: 771664458
+780000: 2242576209
+779000: 3865479146
+778000: 1885013114
+777000: 2032659742
+776000: 4221167450
+775000: 1962824751
+774000: 209539683
+773000: 262945027
+772000: 452388820
+771000: 2006266573
+770000: 990063860
+769000: 1377951885
+768000: 4240978277
+767000: 2206801004
+766000: 258015097
+765000: 1990217201
+764000: 1336410303
+763000: 1004853228
+762000: 1404152873
+761000: 3356554358
+760000: 4052430907
+759000: 2833671166
+758000: 1561723151
+757000: 1752620777
+756000: 2622547462
+755000: 1843933196
+754000: 3728801998
+753000: 2776832730
+752000: 2626131293
+751000: 1528525830
+750000: 2716112581
+749000: 3306039713
+748000: 915271993
+747000: 4205133363
+746000: 3136321783
+745000: 1203154793
+744000: 3370017183
+743000: 4036456207
+742000: 3377556743
+741000: 3688568185
+740000: 3349738887
+739000: 1606411092
+738000: 331980874
+737000: 744409647
+736000: 3845688101
+735000: 3654026084
+734000: 786733128
+733000: 1938791337
+732000: 843210299
+731000: 622237260
+730000: 2851984401
+729000: 874906210
+728000: 485670931
+727000: 1522238607
+726000: 2167917076
+725000: 2304482464
+724000: 1053513779
+723000: 3535437378
+722000: 2842397393
+721000: 864490421
+720000: 920591184
+719000: 238249003
+718000: 400999105
+717000: 2476588521
+716000: 2501770197
+715000: 2307183887
+714000: 2461504446
+713000: 1055961242
+712000: 2112756603
+711000: 1691285107
+710000: 2318101701
+709000: 1113470660
+708000: 2880817109
+707000: 2105866601
+706000: 1441912219
+705000: 1684930572
+704000: 1652788290
+703000: 2359919145
+702000: 554008403
+701000: 3292620387
+700000: 3528106952
+699000: 3096375697
+698000: 4201459210
+697000: 1450879661
+696000: 3743939389
+695000: 3595614062
+694000: 4101634764
+693000: 364538097
+692000: 4204120947
+691000: 3706729229
+690000: 23134581
+689000: 2585120038
+688000: 488096133
+687000: 3437179533
+686000: 4233790378
+685000: 3093374794
+684000: 4054579709
+683000: 1275606548
+682000: 1966964511
+681000: 354765069
+680000: 3812578933
+679000: 781104418
+678000: 3281747368
+677000: 38547527
+676000: 1005246555
+675000: 74753563
+674000: 676561715
+673000: 1571462591
+672000: 1876054379
+671000: 1899005137
+670000: 4188106842
+669000: 1210903253
+668000: 2909261468
+667000: 3100970839
+666000: 758568698
+665000: 2456763236
+664000: 686978785
+663000: 349808361
+662000: 2804776250
+661000: 2660993423
+660000: 1758165672
+659000: 2116094507
+658000: 473425247
+657000: 563682488
+656000: 1454194093
+655000: 3211379305
+654000: 1298793267
+653000: 3374836733
+652000: 586356525
+651000: 1490379306
+650000: 2444980288
+649000: 47671514
+648000: 568687171
+647000: 452676234
+646000: 2752247721
+645000: 1473254180
+644000: 4189470166
+643000: 2619721788
+642000: 348627393
+641000: 675341258
+640000: 3183922211
+639000: 1266115377
+638000: 2331844572
+637000: 250721255
+636000: 4017517385
+635000: 1279621530
+634000: 1500904407
+633000: 2495457137
+632000: 1919479114
+631000: 1900388354
+630000: 370039669
+629000: 1207459690
+628000: 2314286843
+627000: 80099285
+626000: 2465533600
+625000: 1056979505
+624000: 4289445503
+623000: 1234007489
+622000: 2015973003
+621000: 2281387627
+620000: 1115405564
+619000: 1407699260
+618000: 3940256761
+617000: 3639431367
+616000: 3498942818
+615000: 2982957031
+614000: 3800830694
+613000: 1454837486
+612000: 158454584
+611000: 3414923339
+610000: 3752581462
+609000: 195868045
+608000: 3165948362
+607000: 2335822431
+606000: 3229210414
+605000: 1963422803
+604000: 2355005929
+603000: 2009365872
+602000: 1343084455
+601000: 2935056539
+600000: 2354171524
+599000: 3621510708
+598000: 3992266416
+597000: 682368260
+596000: 3290472265
+595000: 2215475388
+594000: 258049456
+593000: 365234760
+592000: 291875022
+591000: 3307168950
+590000: 2233802778
+589000: 1944100586
+588000: 7070250
+587000: 882601802
+586000: 1231725137
+585000: 4169259917
+584000: 2123453163
+583000: 631823798
+582000: 2039925673
+581000: 2238172862
+580000: 1479379031
+579000: 2363652063
+578000: 3186953219
+577000: 1893181853
+576000: 2598096173
+575000: 938779920
+574000: 927622241
+573000: 3105026014
+572000: 2412852365
+571000: 644810722
+570000: 3576393744
+569000: 2625468928
+568000: 2167447563
+567000: 3391359662
+566000: 3178493511
+565000: 24044406
+564000: 3298992941
+563000: 2054886551
+562000: 42479754
+561000: 2681525651
+560000: 1110769583
+559000: 2140540905
+558000: 780964175
+557000: 1320986796
+556000: 3624725635
+555000: 2920977559
+554000: 4017386186
+553000: 1800018968
+552000: 2137743255
+551000: 2282561617
+550000: 1466333871
+549000: 2567190002
+548000: 3280136825
+547000: 1761114084
+546000: 413841088
+545000: 829808286
+544000: 283842712
+543000: 3524860517
+542000: 1853927454
+541000: 3087398009
+540000: 2535138654
+539000: 2224833733
+538000: 1673737994
+537000: 3963575809
+536000: 289926670
+535000: 2411609896
+534000: 1866933324
+533000: 259728174
+532000: 786327819
+531000: 870136645
+530000: 3603849411
+529000: 1687141824
+528000: 2973109656
+527000: 2120372902
+526000: 3554894341
+525000: 369365218
+524000: 2336210870
+523000: 1352671703
+522000: 4093185231
+521000: 44309897
+520000: 1308207751
+519000: 1489447779
+518000: 497784082
+517000: 2370135551
+516000: 2393982064
+515000: 3453216376
+514000: 349616264
+513000: 1057922348
+512000: 2061823561
+511000: 2221803921
+510000: 2518047997
+509000: 2783356981
+508000: 3842023593
+507000: 3105321997
+506000: 3540124104
+505000: 334821209
+504000: 2867156116
+503000: 3824184936
+502000: 2432119674
+501000: 3759474841
+500000: 3381305904
+499000: 3106640260
+498000: 4241569809
+497000: 2499659818
+496000: 3971155346
+495000: 2297624439
+494000: 3455216298
+493000: 2152855317
+492000: 3915728702
+491000: 1087687366
+490000: 3976823873
+489000: 1813936857
+488000: 2803197060
+487000: 4026575712
+486000: 3867909271
+485000: 644795069
+484000: 1051897856
+483000: 3091023530
+482000: 558963440
+481000: 2516346710
+480000: 2405618228
+479000: 1595155902
+478000: 1699460683
+477000: 645434559
+476000: 1457238083
+475000: 101746166
+474000: 1054127445
+473000: 1703635926
+472000: 3228750510
+471000: 2570095523
+470000: 2671516672
+469000: 219569232
+468000: 245973042
+467000: 1785352151
+466000: 1828704556
+465000: 2993350381
+464000: 1802995474
+463000: 3689392931
+462000: 2612188341
+461000: 1970287287
+460000: 179729165
+459000: 1971694777
+458000: 3031333568
+457000: 844564594
+456000: 979968160
+455000: 2169589334
+454000: 2315813244
+453000: 2333801403
+452000: 27632567
+451000: 3752181065
+450000: 3965825733
+449000: 969798494
+448000: 1028884180
+447000: 1127216392
+446000: 2477366335
+445000: 3752023316
+444000: 1679036165
+443000: 4241934865
+442000: 3360200587
+441000: 3533494907
+440000: 1888455616
+439000: 2668699748
+438000: 2728196631
+437000: 31348508
+436000: 2192326452
+435000: 286955043
+434000: 4097630027
+433000: 1185622743
+432000: 2870795553
+431000: 2246074692
+430000: 14797454
+429000: 2606207217
+428000: 2143322684
+427000: 1289559127
+426000: 3922285071
+425000: 590638427
+424000: 1098669098
+423000: 1597510568
+422000: 1623191243
+421000: 558862770
+420000: 3846690181
+419000: 3187756225
+418000: 2520849981
+417000: 492022774
+416000: 1621927303
+415000: 2828836994
+414000: 2840605981
+413000: 4260845378
+412000: 2200645444
+411000: 393061550
+410000: 3334889686
+409000: 1926958198
+408000: 2939424440
+407000: 4207748941
+406000: 4155428743
+405000: 89797563
+404000: 427509452
+403000: 1154877029
+402000: 4023324583
+401000: 359413604
+400000: 964788206
+399000: 3843097093
+398000: 1871599521
+397000: 2361845870
+396000: 4103568192
+395000: 622493054
+394000: 954921337
+393000: 3664395297
+392000: 2429042528
+391000: 1361036260
+390000: 1944048082
+389000: 1452288555
+388000: 1619598577
+387000: 481096019
+386000: 3719595713
+385000: 1840199850
+384000: 421723640
+383000: 2976677668
+382000: 618336385
+381000: 1777037748
+380000: 901802032
+379000: 621392881
+378000: 3857241587
+377000: 3115040335
+376000: 3173790487
+375000: 2517831056
+374000: 4125976072
+373000: 2294107866
+372000: 4127359945
+371000: 333946663
+370000: 3307391606
+369000: 4268094300
+368000: 91056295
+367000: 882600429
+366000: 730521557
+365000: 3957048081
+364000: 2139992409
+363000: 3504327478
+362000: 2637042137
+361000: 2718540805
+360000: 903036675
+359000: 1858031956
+358000: 1868403889
+357000: 2677157063
+356000: 1865569815
+355000: 224528281
+354000: 3144318856
+353000: 1968806079
+352000: 2836077060
+351000: 1981309964
+350000: 3105869514
+349000: 3793296439
+348000: 1267294125
+347000: 1962520375
+346000: 2150839102
+345000: 3811064048
+344000: 1298671776
+343000: 2150950779
+342000: 3522997671
+341000: 1378798782
+340000: 2213936395
+339000: 2117978968
+338000: 2444486361
+337000: 3928234621
+336000: 1645335376
+335000: 540013781
+334000: 1103798645
+333000: 1723781016
+332000: 1805323374
+331000: 3590394804
+330000: 4178797476
+329000: 3350975600
+328000: 1556948383
+327000: 2282601074
+326000: 1709618426
+325000: 637957139
+324000: 2719080929
+323000: 1847444832
+322000: 547261068
+321000: 581409575
+320000: 586567018
+319000: 1579880779
+318000: 1049735969
+317000: 3233747918
+316000: 351376358
+315000: 3446473138
+314000: 2099035319
+313000: 2827833754
+312000: 2717063452
+311000: 2212978977
+310000: 1583494069
+309000: 3119642323
+308000: 2946038826
+307000: 167580491
+306000: 3916319765
+305000: 3480693946
+304000: 2709010304
+303000: 3265576420
+302000: 3439318492
+301000: 1896109937
+300000: 339896540
+299000: 313850585
+298000: 2600289987
+297000: 4060531515
+296000: 3894455718
+295000: 3183544633
+294000: 1551799240
+293000: 3574197425
+292000: 2380783887
+291000: 3130665581
+290000: 1135162832
+289000: 3460550191
+288000: 3366619355
+287000: 501626025
+286000: 1070097358
+285000: 1023235560
+284000: 925313877
+283000: 3758987940
+282000: 1935539406
+281000: 3727463323
+280000: 4040081802
+279000: 2462105177
+278000: 322183212
+277000: 2437872102
+276000: 1085894622
+275000: 2118601354
+274000: 1720719726
+273000: 56294175
+272000: 2046218040
+271000: 2871320919
+270000: 3111863367
+269000: 726835633
+268000: 916866344
+267000: 1208374677
+266000: 2914608557
+265000: 449456198
+264000: 2645640532
+263000: 997311800
+262000: 2872564998
+261000: 1964496124
+260000: 2802080932
+259000: 387636194
+258000: 3813984224
+257000: 1921258264
+256000: 1414333533
+255000: 997845727
+254000: 3671258247
+253000: 3244313331
+252000: 44297738
+251000: 1055697350
+250000: 403951609
+249000: 3558182356
+248000: 3441722116
+247000: 3598259825
+246000: 2495236386
+245000: 4150113079
+244000: 4092477475
+243000: 1352323466
+242000: 4228179784
+241000: 3509286314
+240000: 1117669666
+239000: 1821539001
+238000: 2685425558
+237000: 3282158412
+236000: 976807931
+235000: 1960913234
+234000: 675404937
+233000: 2016845981
+232000: 3778769531
+231000: 1321297859
+230000: 84609577
+229000: 2736973360
+228000: 1143462599
+227000: 1152334102
+226000: 2661675401
+225000: 3384049744
+224000: 3321570349
+223000: 2151575803
+222000: 2950365334
+221000: 2791341163
+220000: 2912181889
+219000: 700726300
+218000: 3236687629
+217000: 384678680
+216000: 3027284798
+215000: 2124466541
+214000: 1634885735
+213000: 3025139089
+212000: 1913485355
+211000: 2451444114
+210000: 1597224573
+209000: 2863042887
+208000: 1462999033
+207000: 853998677
+206000: 1532111742
+205000: 3533822378
+204000: 1057056422
+203000: 2585913344
+202000: 1776380902
+201000: 2652271540
+200000: 2500553547
+199000: 3943435104
+198000: 615742187
+197000: 2089667313
+196000: 1649690458
+195000: 582691711
+194000: 1197398266
+193000: 2682453813
+192000: 1739971049
+191000: 1543584807
+190000: 4224852565
+189000: 2330603128
+188000: 2738873539
+187000: 2462336661
+186000: 538134005
+185000: 618406175
+184000: 3258203829
+183000: 3565635398
+182000: 2437456159
+181000: 1103703144
+180000: 3142082412
+179000: 3635072449
+178000: 2831183465
+177000: 3067391696
+176000: 4243880329
+175000: 3847103503
+174000: 1886736895
+173000: 3994782354
+172000: 2180961421
+171000: 2657714328
+170000: 1783032069
+169000: 3288794122
+168000: 4214505744
+167000: 3893811403
+166000: 301673242
+165000: 1008606441
+164000: 4241744599
+163000: 4077366883
+162000: 947408771
+161000: 2893412067
+160000: 4239854096
+159000: 837488883
+158000: 1035341013
+157000: 2979612216
+156000: 622879904
+155000: 2239033946
+154000: 1793603359
+153000: 3403674755
+152000: 1757769702
+151000: 3104338771
+150000: 4050901279
+149000: 1064027760
+148000: 1232980113
+147000: 1940798204
+146000: 1520506974
+145000: 1602654645
+144000: 3827165041
+143000: 2333560581
+142000: 1078945096
+141000: 4164769913
+140000: 1004088705
+139000: 1918334274
+138000: 2376094733
+137000: 2114404244
+136000: 610887654
+135000: 2061314834
+134000: 2934949429
+133000: 1384359308
+132000: 2214638498
+131000: 4091637905
+130000: 1178600936
+129000: 3673332079
+128000: 335936353
+127000: 1680711257
+126000: 1535342908
+125000: 1797602927
+124000: 1277174958
+123000: 3114077321
+122000: 149498793
+121000: 864366602
+120000: 104510626
+119000: 1518395286
+118000: 3111302078
+117000: 3110116836
+116000: 3233967498
+115000: 1017896311
+114000: 692827001
+113000: 3779537224
+112000: 2905474934
+111000: 3465999202
+110000: 1915694049
+109000: 2628022627
+108000: 875271541
+107000: 2022225002
+106000: 1671971011
+105000: 3334748297
+104000: 1332184097
+103000: 1555681497
+102000: 3406253965
+101000: 4045141299
+100000: 3058680000
+99000: 555036606
+98000: 46275609
+97000: 3853135904
+96000: 4229006385
+95000: 4108164708
+94000: 2566945975
+93000: 3797900910
+92000: 3355992329
+91000: 1635484145
+90000: 1382023482
+89000: 3690432221
+88000: 1892056918
+87000: 1120722079
+86000: 2675052236
+85000: 4165748502
+84000: 10230467
+83000: 4138070209
+82000: 1570296924
+81000: 3126342757
+80000: 598265835
+79000: 541475291
+78000: 2784920265
+77000: 4169891577
+76000: 1101249184
+75000: 2090307927
+74000: 3780559777
+73000: 19873425
+72000: 1118190767
+71000: 3485912405
+70000: 1322638834
+69000: 1096526516
+68000: 1370553703
+67000: 3631120381
+66000: 1806420191
+65000: 2701118072
+64000: 483879470
+63000: 2124403158
+62000: 1877513812
+61000: 1289006766
+60000: 3733667461
+59000: 3457358686
+58000: 732502949
+57000: 3971773677
+56000: 883589946
+55000: 290212168
+54000: 2244967385
+53000: 3848247179
+52000: 2228476206
+51000: 2372703555
+50000: 1200411530
+49000: 2060190456
+48000: 2511902942
+47000: 4007272287
+46000: 2854231300
+45000: 2518671311
+44000: 815143404
+43000: 1972543143
+42000: 3063716128
+41000: 3326571310
+40000: 3180391453
+39000: 2568545510
+38000: 573110821
+37000: 3814257324
+36000: 4163248735
+35000: 943584186
+34000: 387069186
+33000: 3519377243
+32000: 3861206003
+31000: 2378381393
+30000: 3259365221
+29000: 3960625204
+28000: 3476394666
+27000: 1995310421
+26000: 1884341166
+25000: 3181801013
+24000: 116492838
+23000: 3276567587
+22000: 3693343729
+21000: 2595820568
+20000: 2397879436
+19000: 2692679578
+18000: 2368648652
+17000: 3098196844
+16000: 3913788179
+15000: 1240694507
+14000: 1586030084
+13000: 1211450031
+12000: 3458253062
+11000: 1804606651
+10000: 2128587109
+9000: 1894810186
+8000: 2221431098
+7000: 113605713
+6000: 4020003580
+5000: 2988041351
+4000: 2310084217
+3000: 1475476779
+2000: 760651391
+1000: 4031656975
+0: 2206428413
+Exiting @ tick 1253145998500 because target called exit()
--- /dev/null
+
+---------- Begin Simulation Statistics ----------
+final_tick 1252658454500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate 126529 # Simulator instruction rate (inst/s)
+host_mem_usage 303852 # Number of bytes of host memory used
+host_op_rate 172315 # Simulator op (including micro ops) rate (op/s)
+host_seconds 10941.24 # Real time elapsed on the host
+host_tick_rate 114489637 # Simulator tick rate (ticks/s)
+sim_freq 1000000000000 # Frequency of simulated ticks
+sim_insts 1384383018 # Number of instructions simulated
+sim_ops 1885337770 # Number of ops (including micro ops) simulated
+sim_seconds 1.252658 # Number of seconds simulated
+sim_ticks 1252658454500 # Number of ticks simulated
+system.clk_domain.clock 1000 # Clock period in ticks
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 92.275361 # BTB Hit Percentage
+system.cpu.branchPred.BTBHits 183176705 # Number of BTB hits
+system.cpu.branchPred.BTBLookups 198510960 # Number of BTB lookups
+system.cpu.branchPred.RASInCorrect 2809 # Number of incorrect RAS predictions.
+system.cpu.branchPred.condIncorrect 27775706 # Number of conditional branches incorrect
+system.cpu.branchPred.condPredicted 271023918 # Number of conditional branches predicted
+system.cpu.branchPred.lookups 347774230 # Number of BP lookups
+system.cpu.branchPred.usedRAS 40383236 # Number of times the RAS was used to get a target.
+system.cpu.committedInsts 1384383018 # Number of instructions committed
+system.cpu.committedOps 1885337770 # Number of ops (including micro ops) committed
+system.cpu.cpi 1.809699 # CPI: cycles per instruction
+system.cpu.dcache.LoadLockedReq_accesses::cpu.inst 9985 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_accesses::total 9985 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_hits::cpu.inst 9985 # number of LoadLockedReq hits
+system.cpu.dcache.LoadLockedReq_hits::total 9985 # number of LoadLockedReq hits
+system.cpu.dcache.ReadReq_accesses::cpu.inst 622157845 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 622157845 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 30504.122168 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 30504.122168 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 28441.732178 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28441.732178 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits::cpu.inst 620694666 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 620694666 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency::cpu.inst 44632990969 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 44632990969 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.002352 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.002352 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses::cpu.inst 1463179 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 1463179 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 1721 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 1721 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 41566397026 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 41566397026 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.002349 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002349 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 1461458 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 1461458 # number of ReadReq MSHR misses
+system.cpu.dcache.StoreCondReq_accesses::cpu.inst 9985 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_accesses::total 9985 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_hits::cpu.inst 9985 # number of StoreCondReq hits
+system.cpu.dcache.StoreCondReq_hits::total 9985 # number of StoreCondReq hits
+system.cpu.dcache.WriteReq_accesses::cpu.inst 276935678 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 276935678 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 64418.412606 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 64418.412606 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 62661.295309 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62661.295309 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits::cpu.inst 276792059 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 276792059 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency::cpu.inst 9251708000 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 9251708000 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.000519 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.000519 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses::cpu.inst 143619 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 143619 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 70841 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 70841 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 4560363750 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 4560363750 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.000263 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000263 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 72778 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 72778 # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.demand_accesses::cpu.inst 899093523 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 899093523 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency::cpu.inst 33535.453099 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 33535.453099 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 30064.970954 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 30064.970954 # average overall mshr miss latency
+system.cpu.dcache.demand_hits::cpu.inst 897486725 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 897486725 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency::cpu.inst 53884698969 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 53884698969 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate::cpu.inst 0.001787 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.001787 # miss rate for demand accesses
+system.cpu.dcache.demand_misses::cpu.inst 1606798 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 1606798 # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits::cpu.inst 72562 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 72562 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 46126760776 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 46126760776 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.001706 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.001706 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses::cpu.inst 1534236 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 1534236 # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.overall_accesses::cpu.inst 899093523 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 899093523 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency::cpu.inst 33535.453099 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 33535.453099 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 30064.970954 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 30064.970954 # average overall mshr miss latency
+system.cpu.dcache.overall_hits::cpu.inst 897486725 # number of overall hits
+system.cpu.dcache.overall_hits::total 897486725 # number of overall hits
+system.cpu.dcache.overall_miss_latency::cpu.inst 53884698969 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 53884698969 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate::cpu.inst 0.001787 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.001787 # miss rate for overall accesses
+system.cpu.dcache.overall_misses::cpu.inst 1606798 # number of overall misses
+system.cpu.dcache.overall_misses::total 1606798 # number of overall misses
+system.cpu.dcache.overall_mshr_hits::cpu.inst 72562 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 72562 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 46126760776 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 46126760776 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.001706 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.001706 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses::cpu.inst 1534236 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 1534236 # number of overall MSHR misses
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 33 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 160 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 964 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::3 1240 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::4 1699 # Occupied blocks per task id
+system.cpu.dcache.tags.avg_refs 584.986075 # Average number of references to valid blocks.
+system.cpu.dcache.tags.data_accesses 1799761222 # Number of data accesses
+system.cpu.dcache.tags.occ_blocks::cpu.inst 4094.531713 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.inst 0.999642 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.999642 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.replacements 1530140 # number of replacements
+system.cpu.dcache.tags.sampled_refs 1534236 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.tag_accesses 1799761222 # Number of tag accesses
+system.cpu.dcache.tags.tagsinuse 4094.531713 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 897506695 # Total number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 756574250 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks::writebacks 96100 # number of writebacks
+system.cpu.dcache.writebacks::total 96100 # number of writebacks
+system.cpu.discardedOps 58655042 # Number of ops (including micro ops) which were discarded before commit
+system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.dtb.accesses 0 # DTB accesses
+system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dtb.hits 0 # DTB hits
+system.cpu.dtb.inst_accesses 0 # ITB inst accesses
+system.cpu.dtb.inst_hits 0 # ITB inst hits
+system.cpu.dtb.inst_misses 0 # ITB inst misses
+system.cpu.dtb.misses 0 # DTB misses
+system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.dtb.read_accesses 0 # DTB read accesses
+system.cpu.dtb.read_hits 0 # DTB read hits
+system.cpu.dtb.read_misses 0 # DTB read misses
+system.cpu.dtb.write_accesses 0 # DTB write accesses
+system.cpu.dtb.write_hits 0 # DTB write hits
+system.cpu.dtb.write_misses 0 # DTB write misses
+system.cpu.icache.ReadReq_accesses::cpu.inst 655834828 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 655834828 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15794.863845 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 15794.863845 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13774.677486 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13774.677486 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits::cpu.inst 655779494 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 655779494 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 873992996 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 873992996 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000084 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000084 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses::cpu.inst 55334 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 55334 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 762208004 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 762208004 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000084 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000084 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 55334 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 55334 # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.demand_accesses::cpu.inst 655834828 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 655834828 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 15794.863845 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 15794.863845 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13774.677486 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 13774.677486 # average overall mshr miss latency
+system.cpu.icache.demand_hits::cpu.inst 655779494 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 655779494 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency::cpu.inst 873992996 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 873992996 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate::cpu.inst 0.000084 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000084 # miss rate for demand accesses
+system.cpu.icache.demand_misses::cpu.inst 55334 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 55334 # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 762208004 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 762208004 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000084 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000084 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses::cpu.inst 55334 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 55334 # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.icache.overall_accesses::cpu.inst 655834828 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 655834828 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 15794.863845 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 15794.863845 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13774.677486 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 13774.677486 # average overall mshr miss latency
+system.cpu.icache.overall_hits::cpu.inst 655779494 # number of overall hits
+system.cpu.icache.overall_hits::total 655779494 # number of overall hits
+system.cpu.icache.overall_miss_latency::cpu.inst 873992996 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 873992996 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate::cpu.inst 0.000084 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000084 # miss rate for overall accesses
+system.cpu.icache.overall_misses::cpu.inst 55334 # number of overall misses
+system.cpu.icache.overall_misses::total 55334 # number of overall misses
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 762208004 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 762208004 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000084 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000084 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses::cpu.inst 55334 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 55334 # number of overall MSHR misses
+system.cpu.icache.tags.age_task_id_blocks_1024::0 54 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 95 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::4 1615 # Occupied blocks per task id
+system.cpu.icache.tags.avg_refs 11851.508033 # Average number of references to valid blocks.
+system.cpu.icache.tags.data_accesses 1311724989 # Number of data accesses
+system.cpu.icache.tags.occ_blocks::cpu.inst 1727.262157 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.843390 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.843390 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 1765 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.861816 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.replacements 53568 # number of replacements
+system.cpu.icache.tags.sampled_refs 55333 # Sample count of references to valid blocks.
+system.cpu.icache.tags.tag_accesses 1311724989 # Number of tag accesses
+system.cpu.icache.tags.tagsinuse 1727.262157 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 655779494 # Total number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.idleCycles 103571975 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.ipc 0.552578 # IPC: instructions per cycle
+system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.itb.accesses 0 # DTB accesses
+system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.itb.hits 0 # DTB hits
+system.cpu.itb.inst_accesses 0 # ITB inst accesses
+system.cpu.itb.inst_hits 0 # ITB inst hits
+system.cpu.itb.inst_misses 0 # ITB inst misses
+system.cpu.itb.misses 0 # DTB misses
+system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses::cpu.inst 72778 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 72778 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 66889.147375 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 66889.147375 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 54354.270691 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 54354.270691 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits::cpu.inst 6688 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_hits::total 6688 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 4420703750 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 4420703750 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.908104 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.908104 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses::cpu.inst 66090 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 66090 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 3592273750 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3592273750 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.908104 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.908104 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 66090 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 66090 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 1516792 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 1516792 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 72703.861690 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 72703.861690 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60134.219047 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60134.219047 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits::cpu.inst 1107826 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 1107826 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 29733407500 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 29733407500 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.269626 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.269626 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 408966 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 408966 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 30 # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_hits::total 30 # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 24591047000 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 24591047000 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.269606 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.269606 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 408936 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 408936 # number of ReadReq MSHR misses
+system.cpu.l2cache.Writeback_accesses::writebacks 96100 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::total 96100 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits::writebacks 96100 # number of Writeback hits
+system.cpu.l2cache.Writeback_hits::total 96100 # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.demand_accesses::cpu.inst 1589570 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 1589570 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71894.916073 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 71894.916073 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 59330.059302 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59330.059302 # average overall mshr miss latency
+system.cpu.l2cache.demand_hits::cpu.inst 1114514 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 1114514 # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency::cpu.inst 34154111250 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 34154111250 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.298858 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.298858 # miss rate for demand accesses
+system.cpu.l2cache.demand_misses::cpu.inst 475056 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 475056 # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_hits::cpu.inst 30 # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_hits::total 30 # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 28183320750 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 28183320750 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.298839 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.298839 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 475026 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 475026 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.overall_accesses::cpu.inst 1589570 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 1589570 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71894.916073 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 71894.916073 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 59330.059302 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59330.059302 # average overall mshr miss latency
+system.cpu.l2cache.overall_hits::cpu.inst 1114514 # number of overall hits
+system.cpu.l2cache.overall_hits::total 1114514 # number of overall hits
+system.cpu.l2cache.overall_miss_latency::cpu.inst 34154111250 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 34154111250 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.298858 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.298858 # miss rate for overall accesses
+system.cpu.l2cache.overall_misses::cpu.inst 475056 # number of overall misses
+system.cpu.l2cache.overall_misses::total 475056 # number of overall misses
+system.cpu.l2cache.overall_mshr_hits::cpu.inst 30 # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_hits::total 30 # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 28183320750 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 28183320750 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.298839 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.298839 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 475026 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 475026 # number of overall MSHR misses
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 81 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 145 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::2 268 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2580 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 29670 # Occupied blocks per task id
+system.cpu.l2cache.tags.avg_refs 2.395162 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.data_accesses 14033128 # Number of data accesses
+system.cpu.l2cache.tags.occ_blocks::writebacks 1330.818076 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 31344.832788 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::writebacks 0.040613 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.956568 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.997182 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 32744 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.999268 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.replacements 442246 # number of replacements
+system.cpu.l2cache.tags.sampled_refs 474990 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.tag_accesses 14033128 # Number of tag accesses
+system.cpu.l2cache.tags.tagsinuse 32675.650864 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 1137678 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks::writebacks 66099 # number of writebacks
+system.cpu.l2cache.writebacks::total 66099 # number of writebacks
+system.cpu.numCycles 2505316909 # number of cpu cycles simulated
+system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.tickCycles 2401744934 # Number of cycles that the CPU actually ticked
+system.cpu.toL2Bus.data_through_bus 107882816 # Total data (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 110667 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3164572 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 3275239 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.reqLayer0.occupancy 938935000 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 83558996 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 2375968224 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%)
+system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.cpu.toL2Bus.throughput 86123089 # Throughput (bytes/s)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 3541312 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 104341504 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 107882816 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.trans_dist::ReadReq 1516792 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 1516791 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback 96100 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 72778 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 72778 # Transaction distribution
+system.cpu.workload.num_syscalls 1411 # Number of system calls
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.membus.data_through_bus 34631936 # Total data (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1016149 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 1016149 # Packet count per connected master and slave (bytes)
+system.membus.reqLayer0.occupancy 1205459500 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 0.1 # Layer utilization (%)
+system.membus.respLayer1.occupancy 4468586250 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 0.4 # Layer utilization (%)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.membus.throughput 27646751 # Throughput (bytes/s)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 34631936 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 34631936 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadReq 408935 # Transaction distribution
+system.membus.trans_dist::ReadResp 408935 # Transaction distribution
+system.membus.trans_dist::Writeback 66099 # Transaction distribution
+system.membus.trans_dist::ReadExReq 66090 # Transaction distribution
+system.membus.trans_dist::ReadExResp 66090 # Transaction distribution
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgGap 2314919.25 # Average gap between requests
+system.physmem.avgMemAccLat 29362.18 # Average memory access latency per DRAM burst
+system.physmem.avgQLat 10612.18 # Average queueing delay per DRAM burst
+system.physmem.avgRdBW 24.25 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgRdBWSys 24.27 # Average system read bandwidth in MiByte/s
+system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing
+system.physmem.avgWrBW 3.38 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgWrBWSys 3.38 # Average system write bandwidth in MiByte/s
+system.physmem.avgWrQLen 26.46 # Average write queue length when enqueuing
+system.physmem.busUtil 0.22 # Data bus utilization in percentage
+system.physmem.busUtilRead 0.19 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes
+system.physmem.bw_inst_read::cpu.inst 133348 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 133348 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 24269664 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 24269664 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 3377087 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 24269664 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 27646751 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_write::writebacks 3377087 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 3377087 # Write bandwidth from this memory (bytes/s)
+system.physmem.bytesPerActivate::samples 204371 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 169.307779 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 122.893449 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 197.869772 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 84097 41.15% 41.15% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 91184 44.62% 85.77% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 16888 8.26% 94.03% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 803 0.39% 94.42% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 1089 0.53% 94.96% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 1331 0.65% 95.61% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 576 0.28% 95.89% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 520 0.25% 96.14% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 7883 3.86% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 204371 # Bytes accessed per row activation
+system.physmem.bytesReadDRAM 30374976 # Total number of bytes read from DRAM
+system.physmem.bytesReadSys 30401600 # Total read bytes from the system interface side
+system.physmem.bytesReadWrQ 26624 # Total number of bytes read from write queue
+system.physmem.bytesWritten 4228608 # Total number of bytes written to DRAM
+system.physmem.bytesWrittenSys 4230336 # Total written bytes from the system interface side
+system.physmem.bytes_inst_read::cpu.inst 167040 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 167040 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::cpu.inst 30401600 # Number of bytes read from this memory
+system.physmem.bytes_read::total 30401600 # Number of bytes read from this memory
+system.physmem.bytes_written::writebacks 4230336 # Number of bytes written to this memory
+system.physmem.bytes_written::total 4230336 # Number of bytes written to this memory
+system.physmem.memoryStateTime::IDLE 639262116250 # Time in different power states
+system.physmem.memoryStateTime::REF 41828800000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 571561257500 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
+system.physmem.num_reads::cpu.inst 475025 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 475025 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 66099 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 66099 # Number of write requests responded to by this memory
+system.physmem.pageHitRate 62.20 # Row buffer hit rate, read and write combined
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.perBankRdBursts::0 29837 # Per bank write bursts
+system.physmem.perBankRdBursts::1 29647 # Per bank write bursts
+system.physmem.perBankRdBursts::2 29757 # Per bank write bursts
+system.physmem.perBankRdBursts::3 29702 # Per bank write bursts
+system.physmem.perBankRdBursts::4 29776 # Per bank write bursts
+system.physmem.perBankRdBursts::5 29847 # Per bank write bursts
+system.physmem.perBankRdBursts::6 29613 # Per bank write bursts
+system.physmem.perBankRdBursts::7 29430 # Per bank write bursts
+system.physmem.perBankRdBursts::8 29457 # Per bank write bursts
+system.physmem.perBankRdBursts::9 29488 # Per bank write bursts
+system.physmem.perBankRdBursts::10 29541 # Per bank write bursts
+system.physmem.perBankRdBursts::11 29643 # Per bank write bursts
+system.physmem.perBankRdBursts::12 29678 # Per bank write bursts
+system.physmem.perBankRdBursts::13 29796 # Per bank write bursts
+system.physmem.perBankRdBursts::14 29601 # Per bank write bursts
+system.physmem.perBankRdBursts::15 29796 # Per bank write bursts
+system.physmem.perBankWrBursts::0 4173 # Per bank write bursts
+system.physmem.perBankWrBursts::1 4100 # Per bank write bursts
+system.physmem.perBankWrBursts::2 4137 # Per bank write bursts
+system.physmem.perBankWrBursts::3 4146 # Per bank write bursts
+system.physmem.perBankWrBursts::4 4224 # Per bank write bursts
+system.physmem.perBankWrBursts::5 4225 # Per bank write bursts
+system.physmem.perBankWrBursts::6 4171 # Per bank write bursts
+system.physmem.perBankWrBursts::7 4094 # Per bank write bursts
+system.physmem.perBankWrBursts::8 4094 # Per bank write bursts
+system.physmem.perBankWrBursts::9 4093 # Per bank write bursts
+system.physmem.perBankWrBursts::10 4093 # Per bank write bursts
+system.physmem.perBankWrBursts::11 4097 # Per bank write bursts
+system.physmem.perBankWrBursts::12 4098 # Per bank write bursts
+system.physmem.perBankWrBursts::13 4095 # Per bank write bursts
+system.physmem.perBankWrBursts::14 4094 # Per bank write bursts
+system.physmem.perBankWrBursts::15 4138 # Per bank write bursts
+system.physmem.rdPerTurnAround::samples 4007 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean 48.550786 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::gmean 36.067006 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev 508.980201 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-1023 4004 99.93% 99.93% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::1024-2047 1 0.02% 99.95% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::2048-3071 1 0.02% 99.98% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::31744-32767 1 0.02% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total 4007 # Reads before turning the bus around for writes
+system.physmem.rdQLenPdf::0 474221 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 373 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 15 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.readBursts 475025 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 0 # Read request sizes (log2)
+system.physmem.readPktSize::3 0 # Read request sizes (log2)
+system.physmem.readPktSize::4 0 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 475025 # Read request sizes (log2)
+system.physmem.readReqs 475025 # Number of read requests accepted
+system.physmem.readRowHitRate 60.31 # Row buffer hit rate for reads
+system.physmem.readRowHits 286253 # Number of row buffer hits during reads
+system.physmem.servicedByWrQ 416 # Number of DRAM read bursts serviced by the write queue
+system.physmem.totBusLat 2373045000 # Total ticks spent in databus transfers
+system.physmem.totGap 1252658366500 # Total gap between requests
+system.physmem.totMemAccLat 13935557250 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totQLat 5036638500 # Total ticks spent queuing
+system.physmem.wrPerTurnAround::samples 4007 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean 16.489144 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean 16.467620 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev 0.859483 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16 3026 75.52% 75.52% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::17 2 0.05% 75.57% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::18 979 24.43% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total 4007 # Writes before turning the bus around for reads
+system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 980 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 982 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 4008 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 4008 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 4008 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 4008 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 4008 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 4008 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 4008 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 4008 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 4008 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 4008 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 4007 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 4007 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 4007 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 4007 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 4007 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 4007 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
+system.physmem.writeBursts 66099 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 0 # Write request sizes (log2)
+system.physmem.writePktSize::3 0 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 66099 # Write request sizes (log2)
+system.physmem.writeReqs 66099 # Number of write requests accepted
+system.physmem.writeRowHitRate 75.71 # Row buffer hit rate for writes
+system.physmem.writeRowHits 50044 # Number of row buffer hits during writes
+system.voltage_domain.voltage 1 # Voltage in Volts
+
+---------- End Simulation Statistics ----------
--- /dev/null
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
+boot_osflags=a
+cache_line_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+init_param=0
+kernel=
+load_addr_mask=1099511627775
+load_offset=0
+mem_mode=timing
+mem_ranges=
+memories=system.physmem
+num_work_ids=16
+readfile=
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=MinorCPU
+children=branchPred dcache dtb executeFuncUnits icache interrupts isa itb l2cache toL2Bus tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dtb=system.cpu.dtb
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+switched_out=false
+system=system
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=BranchPredictor
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+predType=tournament
+
+[system.cpu.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=262144
+system=system
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.slave[1]
+
+[system.cpu.dcache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=262144
+
+[system.cpu.dtb]
+type=AlphaTLB
+eventq_index=0
+size=64
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=131072
+system=system
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.icache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=131072
+
+[system.cpu.interrupts]
+type=AlphaInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=AlphaISA
+eventq_index=0
+system=system
+
+[system.cpu.itb]
+type=AlphaTLB
+eventq_index=0
+size=48
+
+[system.cpu.l2cache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tags=system.cpu.l2cache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
+
+[system.cpu.l2cache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=2097152
+
+[system.cpu.toL2Bus]
+type=CoherentBus
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=32
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=vortex lendian.raw
+cwd=build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/minor-timing
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/arm/projectscratch/pd/sysrandd/dist/cpu2000/binaries/alpha/tru64/vortex
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.membus]
+type=CoherentBus
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=8
+master=system.physmem.port
+slave=system.system_port system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=DRAMCtrl
+activation_limit=4
+addr_mapping=RoRaBaChCo
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+devices_per_rank=8
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=0:134217727
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCL=13750
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=300000
+tRP=13750
+tRRD=6250
+tWTR=7500
+tXAW=40000
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[0]
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
--- /dev/null
+warn: Sockets disabled, not accepting gdb connections
+warn: Prefetch instructions in Alpha do not do anything
+warn: Prefetch instructions in Alpha do not do anything
+warn: Prefetch instructions in Alpha do not do anything
+warn: ignoring syscall sigprocmask(18446744073709547831, 1, ...)
--- /dev/null
+Redirecting stdout to build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/minor-timing/simout
+Redirecting stderr to build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/minor-timing/simerr
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled May 7 2014 10:41:53
+gem5 started May 7 2014 11:01:25
+gem5 executing on cz3212c2d7
+command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/minor-timing -re tests/run.py build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/minor-timing
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0. Starting simulation...
+info: Increasing stack size by one page.
+Exiting @ tick 58222132000 because target called exit()
--- /dev/null
+
+---------- Begin Simulation Statistics ----------
+final_tick 58437370000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate 298644 # Simulator instruction rate (inst/s)
+host_mem_usage 257212 # Number of bytes of host memory used
+host_op_rate 298644 # Simulator op (including micro ops) rate (op/s)
+host_seconds 296.13 # Real time elapsed on the host
+host_tick_rate 197335322 # Simulator tick rate (ticks/s)
+sim_freq 1000000000000 # Frequency of simulated ticks
+sim_insts 88438073 # Number of instructions simulated
+sim_ops 88438073 # Number of ops (including micro ops) simulated
+sim_seconds 0.058437 # Number of seconds simulated
+sim_ticks 58437370000 # Number of ticks simulated
+system.clk_domain.clock 1000 # Clock period in ticks
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 63.309910 # BTB Hit Percentage
+system.cpu.branchPred.BTBHits 6368851 # Number of BTB hits
+system.cpu.branchPred.BTBLookups 10059801 # Number of BTB lookups
+system.cpu.branchPred.RASInCorrect 72966 # Number of incorrect RAS predictions.
+system.cpu.branchPred.condIncorrect 375118 # Number of conditional branches incorrect
+system.cpu.branchPred.condPredicted 9451361 # Number of conditional branches predicted
+system.cpu.branchPred.lookups 14600308 # Number of BP lookups
+system.cpu.branchPred.usedRAS 1701571 # Number of times the RAS was used to get a target.
+system.cpu.committedInsts 88438073 # Number of instructions committed
+system.cpu.committedOps 88438073 # Number of ops (including micro ops) committed
+system.cpu.cpi 1.321543 # CPI: cycles per instruction
+system.cpu.dcache.ReadReq_accesses::cpu.inst 20357517 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 20357517 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 49316.405682 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 49316.405682 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 39545.722557 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39545.722557 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits::cpu.inst 20268112 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 20268112 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency::cpu.inst 4409133250 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 4409133250 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.004392 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.004392 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses::cpu.inst 89405 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 89405 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 28095 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 28095 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 2424548250 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 2424548250 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.003012 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003012 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 61310 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 61310 # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_accesses::cpu.inst 14613377 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 14613377 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 70753.026587 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 70753.026587 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 69179.575454 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69179.575454 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits::cpu.inst 14333276 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 14333276 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency::cpu.inst 19817993500 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 19817993500 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.019167 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.019167 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses::cpu.inst 280101 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 280101 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 136536 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 136536 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 9931765750 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 9931765750 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.009824 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009824 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 143565 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 143565 # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.demand_accesses::cpu.inst 34970894 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 34970894 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency::cpu.inst 65566.260764 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 65566.260764 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 60311.477730 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 60311.477730 # average overall mshr miss latency
+system.cpu.dcache.demand_hits::cpu.inst 34601388 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 34601388 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency::cpu.inst 24227126750 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 24227126750 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate::cpu.inst 0.010566 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.010566 # miss rate for demand accesses
+system.cpu.dcache.demand_misses::cpu.inst 369506 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 369506 # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits::cpu.inst 164631 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 164631 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 12356314000 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 12356314000 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.005858 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.005858 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses::cpu.inst 204875 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 204875 # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.overall_accesses::cpu.inst 34970894 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 34970894 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency::cpu.inst 65566.260764 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 65566.260764 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 60311.477730 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 60311.477730 # average overall mshr miss latency
+system.cpu.dcache.overall_hits::cpu.inst 34601388 # number of overall hits
+system.cpu.dcache.overall_hits::total 34601388 # number of overall hits
+system.cpu.dcache.overall_miss_latency::cpu.inst 24227126750 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 24227126750 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate::cpu.inst 0.010566 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.010566 # miss rate for overall accesses
+system.cpu.dcache.overall_misses::cpu.inst 369506 # number of overall misses
+system.cpu.dcache.overall_misses::total 369506 # number of overall misses
+system.cpu.dcache.overall_mshr_hits::cpu.inst 164631 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 164631 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 12356314000 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 12356314000 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.005858 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.005858 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses::cpu.inst 204875 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 204875 # number of overall MSHR misses
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 52 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 730 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 3314 # Occupied blocks per task id
+system.cpu.dcache.tags.avg_refs 168.890240 # Average number of references to valid blocks.
+system.cpu.dcache.tags.data_accesses 70146663 # Number of data accesses
+system.cpu.dcache.tags.occ_blocks::cpu.inst 4071.465989 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.inst 0.994010 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.994010 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.replacements 200779 # number of replacements
+system.cpu.dcache.tags.sampled_refs 204875 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.tag_accesses 70146663 # Number of tag accesses
+system.cpu.dcache.tags.tagsinuse 4071.465989 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 34601388 # Total number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 644810250 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks::writebacks 168548 # number of writebacks
+system.cpu.dcache.writebacks::total 168548 # number of writebacks
+system.cpu.discardedOps 1195680 # Number of ops (including micro ops) which were discarded before commit
+system.cpu.dtb.data_accesses 35330623 # DTB accesses
+system.cpu.dtb.data_acv 9 # DTB access violations
+system.cpu.dtb.data_hits 35224185 # DTB hits
+system.cpu.dtb.data_misses 106438 # DTB misses
+system.cpu.dtb.fetch_accesses 0 # ITB accesses
+system.cpu.dtb.fetch_acv 0 # ITB acv
+system.cpu.dtb.fetch_hits 0 # ITB hits
+system.cpu.dtb.fetch_misses 0 # ITB misses
+system.cpu.dtb.read_accesses 20656247 # DTB read accesses
+system.cpu.dtb.read_acv 9 # DTB read access violations
+system.cpu.dtb.read_hits 20558934 # DTB read hits
+system.cpu.dtb.read_misses 97313 # DTB read misses
+system.cpu.dtb.write_accesses 14674376 # DTB write accesses
+system.cpu.dtb.write_acv 0 # DTB write access violations
+system.cpu.dtb.write_hits 14665251 # DTB write hits
+system.cpu.dtb.write_misses 9125 # DTB write misses
+system.cpu.icache.ReadReq_accesses::cpu.inst 25515682 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 25515682 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16238.011767 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 16238.011767 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14217.821664 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14217.821664 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits::cpu.inst 25361176 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 25361176 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 2508870246 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 2508870246 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.006055 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.006055 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses::cpu.inst 154506 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 154506 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 2196738754 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 2196738754 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.006055 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.006055 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 154506 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 154506 # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.demand_accesses::cpu.inst 25515682 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 25515682 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 16238.011767 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 16238.011767 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14217.821664 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 14217.821664 # average overall mshr miss latency
+system.cpu.icache.demand_hits::cpu.inst 25361176 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 25361176 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency::cpu.inst 2508870246 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 2508870246 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate::cpu.inst 0.006055 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.006055 # miss rate for demand accesses
+system.cpu.icache.demand_misses::cpu.inst 154506 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 154506 # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 2196738754 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 2196738754 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.006055 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.006055 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses::cpu.inst 154506 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 154506 # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.icache.overall_accesses::cpu.inst 25515682 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 25515682 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 16238.011767 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 16238.011767 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14217.821664 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 14217.821664 # average overall mshr miss latency
+system.cpu.icache.overall_hits::cpu.inst 25361176 # number of overall hits
+system.cpu.icache.overall_hits::total 25361176 # number of overall hits
+system.cpu.icache.overall_miss_latency::cpu.inst 2508870246 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 2508870246 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate::cpu.inst 0.006055 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.006055 # miss rate for overall accesses
+system.cpu.icache.overall_misses::cpu.inst 154506 # number of overall misses
+system.cpu.icache.overall_misses::total 154506 # number of overall misses
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 2196738754 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 2196738754 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.006055 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.006055 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses::cpu.inst 154506 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 154506 # number of overall MSHR misses
+system.cpu.icache.tags.age_task_id_blocks_1024::0 51 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 156 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::3 1044 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::4 797 # Occupied blocks per task id
+system.cpu.icache.tags.avg_refs 164.144694 # Average number of references to valid blocks.
+system.cpu.icache.tags.data_accesses 51185869 # Number of data accesses
+system.cpu.icache.tags.occ_blocks::cpu.inst 1934.490309 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.944575 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.944575 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 2048 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.replacements 152457 # number of replacements
+system.cpu.icache.tags.sampled_refs 154505 # Sample count of references to valid blocks.
+system.cpu.icache.tags.tag_accesses 51185869 # Number of tag accesses
+system.cpu.icache.tags.tagsinuse 1934.490309 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 25361176 # Total number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 41486335250 # Cycle when the warmup percentage was hit.
+system.cpu.idleCycles 25710116 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.ipc 0.756691 # IPC: instructions per cycle
+system.cpu.itb.data_accesses 0 # DTB accesses
+system.cpu.itb.data_acv 0 # DTB access violations
+system.cpu.itb.data_hits 0 # DTB hits
+system.cpu.itb.data_misses 0 # DTB misses
+system.cpu.itb.fetch_accesses 25520848 # ITB accesses
+system.cpu.itb.fetch_acv 0 # ITB acv
+system.cpu.itb.fetch_hits 25515682 # ITB hits
+system.cpu.itb.fetch_misses 5166 # ITB misses
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.read_acv 0 # DTB read access violations
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.write_acv 0 # DTB write access violations
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses::cpu.inst 143566 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 143566 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 73817.546091 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73817.546091 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 60944.031219 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 60944.031219 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits::cpu.inst 12685 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_hits::total 12685 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 9661314250 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 9661314250 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.911643 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.911643 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses::cpu.inst 130881 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 130881 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 7976415750 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7976415750 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.911643 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.911643 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 130881 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 130881 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 215815 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 215815 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 72877.172362 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 72877.172362 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60213.094339 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60213.094339 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits::cpu.inst 180082 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 180082 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 2604120000 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 2604120000 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.165572 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.165572 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 35733 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 35733 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 2151594500 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2151594500 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.165572 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.165572 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 35733 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 35733 # number of ReadReq MSHR misses
+system.cpu.l2cache.Writeback_accesses::writebacks 168548 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::total 168548 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits::writebacks 168548 # number of Writeback hits
+system.cpu.l2cache.Writeback_hits::total 168548 # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.demand_accesses::cpu.inst 359381 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 359381 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73615.868114 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 73615.868114 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60787.270277 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 60787.270277 # average overall mshr miss latency
+system.cpu.l2cache.demand_hits::cpu.inst 192767 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 192767 # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency::cpu.inst 12265434250 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 12265434250 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.463614 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.463614 # miss rate for demand accesses
+system.cpu.l2cache.demand_misses::cpu.inst 166614 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 166614 # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10128010250 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 10128010250 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.463614 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.463614 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 166614 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 166614 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.overall_accesses::cpu.inst 359381 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 359381 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73615.868114 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 73615.868114 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60787.270277 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60787.270277 # average overall mshr miss latency
+system.cpu.l2cache.overall_hits::cpu.inst 192767 # number of overall hits
+system.cpu.l2cache.overall_hits::total 192767 # number of overall hits
+system.cpu.l2cache.overall_miss_latency::cpu.inst 12265434250 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 12265434250 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.463614 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.463614 # miss rate for overall accesses
+system.cpu.l2cache.overall_misses::cpu.inst 166614 # number of overall misses
+system.cpu.l2cache.overall_misses::total 166614 # number of overall misses
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10128010250 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 10128010250 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.463614 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.463614 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 166614 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 166614 # number of overall MSHR misses
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 123 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 993 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::2 12007 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::3 18840 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 113 # Occupied blocks per task id
+system.cpu.l2cache.tags.avg_refs 1.331233 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.data_accesses 4531761 # Number of data accesses
+system.cpu.l2cache.tags.occ_blocks::writebacks 26227.699402 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 4243.729621 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::writebacks 0.800406 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.129508 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.929914 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 32076 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.978882 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.replacements 132687 # number of replacements
+system.cpu.l2cache.tags.sampled_refs 164763 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.tag_accesses 4531761 # Number of tag accesses
+system.cpu.l2cache.tags.tagsinuse 30471.429023 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 219338 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks::writebacks 114047 # number of writebacks
+system.cpu.l2cache.writebacks::total 114047 # number of writebacks
+system.cpu.numCycles 116874740 # number of cpu cycles simulated
+system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.tickCycles 91164624 # Number of cycles that the CPU actually ticked
+system.cpu.toL2Bus.data_through_bus 33787392 # Total data (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 309011 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 578298 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 887309 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.reqLayer0.occupancy 432512500 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 0.7 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 233318246 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 0.4 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 343226000 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 0.6 # Layer utilization (%)
+system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.cpu.toL2Bus.throughput 578181256 # Throughput (bytes/s)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 9888320 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 23899072 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 33787392 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.trans_dist::ReadReq 215815 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 215814 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback 168548 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 143566 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 143566 # Transaction distribution
+system.cpu.workload.num_syscalls 4583 # Number of system calls
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.membus.data_through_bus 17962240 # Total data (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 447273 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 447273 # Packet count per connected master and slave (bytes)
+system.membus.reqLayer0.occupancy 1301422000 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 2.2 # Layer utilization (%)
+system.membus.respLayer1.occupancy 1600112750 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 2.7 # Layer utilization (%)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.membus.throughput 307375914 # Throughput (bytes/s)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 17962240 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 17962240 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadReq 35732 # Transaction distribution
+system.membus.trans_dist::ReadResp 35732 # Transaction distribution
+system.membus.trans_dist::Writeback 114047 # Transaction distribution
+system.membus.trans_dist::ReadExReq 130881 # Transaction distribution
+system.membus.trans_dist::ReadExResp 130881 # Transaction distribution
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgGap 208214.01 # Average gap between requests
+system.physmem.avgMemAccLat 30471.23 # Average memory access latency per DRAM burst
+system.physmem.avgQLat 11721.23 # Average queueing delay per DRAM burst
+system.physmem.avgRdBW 182.46 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgRdBWSys 182.47 # Average system read bandwidth in MiByte/s
+system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing
+system.physmem.avgWrBW 124.87 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgWrBWSys 124.90 # Average system write bandwidth in MiByte/s
+system.physmem.avgWrQLen 24.17 # Average write queue length when enqueuing
+system.physmem.busUtil 2.40 # Data bus utilization in percentage
+system.physmem.busUtilRead 1.43 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.98 # Data bus utilization in percentage for writes
+system.physmem.bw_inst_read::cpu.inst 8825038 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 8825038 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 182472825 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 182472825 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 124903089 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 182472825 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 307375914 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_write::writebacks 124903089 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 124903089 # Write bandwidth from this memory (bytes/s)
+system.physmem.bytesPerActivate::samples 54430 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 329.948631 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 195.734417 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 332.314792 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 19369 35.59% 35.59% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 11718 21.53% 57.11% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 5622 10.33% 67.44% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 3646 6.70% 74.14% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 2769 5.09% 79.23% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 2059 3.78% 83.01% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 1651 3.03% 86.04% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 1489 2.74% 88.78% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 6107 11.22% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 54430 # Bytes accessed per row activation
+system.physmem.bytesReadDRAM 10662720 # Total number of bytes read from DRAM
+system.physmem.bytesReadSys 10663232 # Total read bytes from the system interface side
+system.physmem.bytesReadWrQ 512 # Total number of bytes read from write queue
+system.physmem.bytesWritten 7296960 # Total number of bytes written to DRAM
+system.physmem.bytesWrittenSys 7299008 # Total written bytes from the system interface side
+system.physmem.bytes_inst_read::cpu.inst 515712 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 515712 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::cpu.inst 10663232 # Number of bytes read from this memory
+system.physmem.bytes_read::total 10663232 # Number of bytes read from this memory
+system.physmem.bytes_written::writebacks 7299008 # Number of bytes written to this memory
+system.physmem.bytes_written::total 7299008 # Number of bytes written to this memory
+system.physmem.memoryStateTime::IDLE 31940805250 # Time in different power states
+system.physmem.memoryStateTime::REF 1951300000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 24543978500 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
+system.physmem.num_reads::cpu.inst 166613 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 166613 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 114047 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 114047 # Number of write requests responded to by this memory
+system.physmem.pageHitRate 80.59 # Row buffer hit rate, read and write combined
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.perBankRdBursts::0 10468 # Per bank write bursts
+system.physmem.perBankRdBursts::1 10509 # Per bank write bursts
+system.physmem.perBankRdBursts::2 10311 # Per bank write bursts
+system.physmem.perBankRdBursts::3 10091 # Per bank write bursts
+system.physmem.perBankRdBursts::4 10432 # Per bank write bursts
+system.physmem.perBankRdBursts::5 10432 # Per bank write bursts
+system.physmem.perBankRdBursts::6 9848 # Per bank write bursts
+system.physmem.perBankRdBursts::7 10303 # Per bank write bursts
+system.physmem.perBankRdBursts::8 10590 # Per bank write bursts
+system.physmem.perBankRdBursts::9 10643 # Per bank write bursts
+system.physmem.perBankRdBursts::10 10591 # Per bank write bursts
+system.physmem.perBankRdBursts::11 10256 # Per bank write bursts
+system.physmem.perBankRdBursts::12 10303 # Per bank write bursts
+system.physmem.perBankRdBursts::13 10654 # Per bank write bursts
+system.physmem.perBankRdBursts::14 10527 # Per bank write bursts
+system.physmem.perBankRdBursts::15 10647 # Per bank write bursts
+system.physmem.perBankWrBursts::0 7087 # Per bank write bursts
+system.physmem.perBankWrBursts::1 7261 # Per bank write bursts
+system.physmem.perBankWrBursts::2 7255 # Per bank write bursts
+system.physmem.perBankWrBursts::3 6998 # Per bank write bursts
+system.physmem.perBankWrBursts::4 7126 # Per bank write bursts
+system.physmem.perBankWrBursts::5 7180 # Per bank write bursts
+system.physmem.perBankWrBursts::6 6771 # Per bank write bursts
+system.physmem.perBankWrBursts::7 7085 # Per bank write bursts
+system.physmem.perBankWrBursts::8 7219 # Per bank write bursts
+system.physmem.perBankWrBursts::9 6938 # Per bank write bursts
+system.physmem.perBankWrBursts::10 7096 # Per bank write bursts
+system.physmem.perBankWrBursts::11 6991 # Per bank write bursts
+system.physmem.perBankWrBursts::12 6965 # Per bank write bursts
+system.physmem.perBankWrBursts::13 7289 # Per bank write bursts
+system.physmem.perBankWrBursts::14 7282 # Per bank write bursts
+system.physmem.perBankWrBursts::15 7472 # Per bank write bursts
+system.physmem.rdPerTurnAround::samples 7018 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean 23.736820 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev 347.923098 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-1023 7017 99.99% 99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::28672-29695 1 0.01% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total 7018 # Reads before turning the bus around for writes
+system.physmem.rdQLenPdf::0 164979 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 1599 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 27 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.readBursts 166613 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 0 # Read request sizes (log2)
+system.physmem.readPktSize::3 0 # Read request sizes (log2)
+system.physmem.readPktSize::4 0 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 166613 # Read request sizes (log2)
+system.physmem.readReqs 166613 # Number of read requests accepted
+system.physmem.readRowHitRate 86.96 # Row buffer hit rate for reads
+system.physmem.readRowHits 144887 # Number of row buffer hits during reads
+system.physmem.servicedByWrQ 8 # Number of DRAM read bursts serviced by the write queue
+system.physmem.totBusLat 833025000 # Total ticks spent in databus transfers
+system.physmem.totGap 58437343500 # Total gap between requests
+system.physmem.totMemAccLat 5076659000 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totQLat 1952815250 # Total ticks spent queuing
+system.physmem.wrPerTurnAround::samples 7018 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean 16.246082 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean 16.230651 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev 0.740530 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16 6255 89.13% 89.13% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::17 14 0.20% 89.33% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::18 591 8.42% 97.75% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::19 122 1.74% 99.49% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20 26 0.37% 99.86% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::21 3 0.04% 99.90% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::22 4 0.06% 99.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::23 2 0.03% 99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24 1 0.01% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total 7018 # Writes before turning the bus around for reads
+system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 742 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 763 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 6170 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 6969 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 7019 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 7035 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 7037 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 7046 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 7040 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 7075 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 7084 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 7099 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 7263 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 7115 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 7126 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 7343 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 7074 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 7020 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 9 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
+system.physmem.writeBursts 114047 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 0 # Write request sizes (log2)
+system.physmem.writePktSize::3 0 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 114047 # Write request sizes (log2)
+system.physmem.writeReqs 114047 # Number of write requests accepted
+system.physmem.writeRowHitRate 71.29 # Row buffer hit rate for writes
+system.physmem.writeRowHits 81299 # Number of row buffer hits during writes
+system.voltage_domain.voltage 1 # Voltage in Volts
+
+---------- End Simulation Statistics ----------
--- /dev/null
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
+boot_osflags=a
+cache_line_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+init_param=0
+kernel=
+load_addr_mask=1099511627775
+load_offset=0
+mem_mode=timing
+mem_ranges=
+memories=system.physmem
+num_work_ids=16
+readfile=
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=MinorCPU
+children=branchPred dcache dstage2_mmu dtb executeFuncUnits icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dstage2_mmu=system.cpu.dstage2_mmu
+dtb=system.cpu.dtb
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+istage2_mmu=system.cpu.istage2_mmu
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+switched_out=false
+system=system
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=BranchPredictor
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+predType=tournament
+
+[system.cpu.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=262144
+system=system
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.slave[1]
+
+[system.cpu.dcache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=262144
+
+[system.cpu.dstage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb
+tlb=system.cpu.dtb
+
+[system.cpu.dstage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.dstage2_mmu.stage2_tlb.walker
+
+[system.cpu.dstage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[5]
+
+[system.cpu.dtb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.dtb.walker
+
+[system.cpu.dtb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[3]
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=131072
+system=system
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.icache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=131072
+
+[system.cpu.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=ArmISA
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=1052678
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=0
+id_aa64isar1_el1=0
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=0
+id_aa64pfr0_el1=17
+id_aa64pfr1_el1=0
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=0
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_pfr0=49
+id_pfr1=4113
+midr=1091551472
+system=system
+
+[system.cpu.istage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.istage2_mmu.stage2_tlb
+tlb=system.cpu.itb
+
+[system.cpu.istage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.istage2_mmu.stage2_tlb.walker
+
+[system.cpu.istage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[4]
+
+[system.cpu.itb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.itb.walker
+
+[system.cpu.itb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[2]
+
+[system.cpu.l2cache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tags=system.cpu.l2cache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
+
+[system.cpu.l2cache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=2097152
+
+[system.cpu.toL2Bus]
+type=CoherentBus
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=32
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port system.cpu.istage2_mmu.stage2_tlb.walker.port system.cpu.dstage2_mmu.stage2_tlb.walker.port
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=vortex lendian.raw
+cwd=build/ARM/tests/opt/long/se/50.vortex/arm/linux/minor-timing
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/arm/projectscratch/pd/sysrandd/dist/cpu2000/binaries/arm/linux/vortex
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.membus]
+type=CoherentBus
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=8
+master=system.physmem.port
+slave=system.system_port system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=DRAMCtrl
+activation_limit=4
+addr_mapping=RoRaBaChCo
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+devices_per_rank=8
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=0:134217727
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCL=13750
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=300000
+tRP=13750
+tRRD=6250
+tWTR=7500
+tXAW=40000
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[0]
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
--- /dev/null
+warn: Sockets disabled, not accepting gdb connections
--- /dev/null
+Redirecting stdout to build/ARM/tests/opt/long/se/50.vortex/arm/linux/minor-timing/simout
+Redirecting stderr to build/ARM/tests/opt/long/se/50.vortex/arm/linux/minor-timing/simerr
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled May 7 2014 10:57:46
+gem5 started May 7 2014 17:09:29
+gem5 executing on cz3211bhr8
+command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/50.vortex/arm/linux/minor-timing -re tests/run.py build/ARM/tests/opt/long/se/50.vortex/arm/linux/minor-timing
+Global frequency set at 1000000000000 ticks per second
+ 0: system.cpu.isa: ISA system set to: 0 0xcee8df0
+info: Entering event queue @ 0. Starting simulation...
+info: Increasing stack size by one page.
+Exiting @ tick 64581408500 because target called exit()
--- /dev/null
+
+---------- Begin Simulation Statistics ----------
+final_tick 64366581500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate 178791 # Simulator instruction rate (inst/s)
+host_mem_usage 302756 # Number of bytes of host memory used
+host_op_rate 253719 # Simulator op (including micro ops) rate (op/s)
+host_seconds 396.64 # Real time elapsed on the host
+host_tick_rate 162280857 # Simulator tick rate (ticks/s)
+sim_freq 1000000000000 # Frequency of simulated ticks
+sim_insts 70915127 # Number of instructions simulated
+sim_ops 100634375 # Number of ops (including micro ops) simulated
+sim_seconds 0.064367 # Number of seconds simulated
+sim_ticks 64366581500 # Number of ticks simulated
+system.clk_domain.clock 1000 # Clock period in ticks
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 66.765050 # BTB Hit Percentage
+system.cpu.branchPred.BTBHits 7446252 # Number of BTB hits
+system.cpu.branchPred.BTBLookups 11152919 # Number of BTB lookups
+system.cpu.branchPred.RASInCorrect 511 # Number of incorrect RAS predictions.
+system.cpu.branchPred.condIncorrect 417499 # Number of conditional branches incorrect
+system.cpu.branchPred.condPredicted 12871662 # Number of conditional branches predicted
+system.cpu.branchPred.lookups 16883830 # Number of BP lookups
+system.cpu.branchPred.usedRAS 1514690 # Number of times the RAS was used to get a target.
+system.cpu.committedInsts 70915127 # Number of instructions committed
+system.cpu.committedOps 100634375 # Number of ops (including micro ops) committed
+system.cpu.cpi 1.815313 # CPI: cycles per instruction
+system.cpu.dcache.LoadLockedReq_accesses::cpu.inst 15919 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_accesses::total 15919 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_hits::cpu.inst 15919 # number of LoadLockedReq hits
+system.cpu.dcache.LoadLockedReq_hits::total 15919 # number of LoadLockedReq hits
+system.cpu.dcache.ReadReq_accesses::cpu.inst 27634745 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 27634745 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 38199.338598 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 38199.338598 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 37119.609683 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37119.609683 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits::cpu.inst 27577955 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 27577955 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency::cpu.inst 2169340439 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 2169340439 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.002055 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.002055 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses::cpu.inst 56790 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 56790 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 2862 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 2862 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 2001786311 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 2001786311 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.001951 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001951 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 53928 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 53928 # number of ReadReq MSHR misses
+system.cpu.dcache.StoreCondReq_accesses::cpu.inst 15919 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_accesses::total 15919 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_hits::cpu.inst 15919 # number of StoreCondReq hits
+system.cpu.dcache.StoreCondReq_hits::total 15919 # number of StoreCondReq hits
+system.cpu.dcache.WriteReq_accesses::cpu.inst 19849901 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 19849901 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 73771.399808 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 73771.399808 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 70928.202050 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70928.202050 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits::cpu.inst 19642294 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 19642294 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency::cpu.inst 15315459000 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 15315459000 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.010459 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.010459 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses::cpu.inst 207607 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 207607 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 100574 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 100574 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 7591658250 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 7591658250 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.005392 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.005392 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 107033 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 107033 # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.demand_accesses::cpu.inst 47484646 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 47484646 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency::cpu.inst 66130.854128 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 66130.854128 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 59601.049701 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 59601.049701 # average overall mshr miss latency
+system.cpu.dcache.demand_hits::cpu.inst 47220249 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 47220249 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency::cpu.inst 17484799439 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 17484799439 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate::cpu.inst 0.005568 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.005568 # miss rate for demand accesses
+system.cpu.dcache.demand_misses::cpu.inst 264397 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 264397 # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits::cpu.inst 103436 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 103436 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 9593444561 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 9593444561 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.003390 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.003390 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses::cpu.inst 160961 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 160961 # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.overall_accesses::cpu.inst 47484646 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 47484646 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency::cpu.inst 66130.854128 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 66130.854128 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 59601.049701 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 59601.049701 # average overall mshr miss latency
+system.cpu.dcache.overall_hits::cpu.inst 47220249 # number of overall hits
+system.cpu.dcache.overall_hits::total 47220249 # number of overall hits
+system.cpu.dcache.overall_miss_latency::cpu.inst 17484799439 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 17484799439 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate::cpu.inst 0.005568 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.005568 # miss rate for overall accesses
+system.cpu.dcache.overall_misses::cpu.inst 264397 # number of overall misses
+system.cpu.dcache.overall_misses::total 264397 # number of overall misses
+system.cpu.dcache.overall_mshr_hits::cpu.inst 103436 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 103436 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 9593444561 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 9593444561 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.003390 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.003390 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses::cpu.inst 160961 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 160961 # number of overall MSHR misses
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 50 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 711 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 3335 # Occupied blocks per task id
+system.cpu.dcache.tags.avg_refs 293.562335 # Average number of references to valid blocks.
+system.cpu.dcache.tags.data_accesses 95193929 # Number of data accesses
+system.cpu.dcache.tags.occ_blocks::cpu.inst 4070.633737 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.inst 0.993807 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.993807 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.replacements 156865 # number of replacements
+system.cpu.dcache.tags.sampled_refs 160961 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.tag_accesses 95193929 # Number of tag accesses
+system.cpu.dcache.tags.tagsinuse 4070.633737 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 47252087 # Total number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 802561250 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks::writebacks 128565 # number of writebacks
+system.cpu.dcache.writebacks::total 128565 # number of writebacks
+system.cpu.discardedOps 2952330 # Number of ops (including micro ops) which were discarded before commit
+system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.dtb.accesses 0 # DTB accesses
+system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dtb.hits 0 # DTB hits
+system.cpu.dtb.inst_accesses 0 # ITB inst accesses
+system.cpu.dtb.inst_hits 0 # ITB inst hits
+system.cpu.dtb.inst_misses 0 # ITB inst misses
+system.cpu.dtb.misses 0 # DTB misses
+system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.dtb.read_accesses 0 # DTB read accesses
+system.cpu.dtb.read_hits 0 # DTB read hits
+system.cpu.dtb.read_misses 0 # DTB read misses
+system.cpu.dtb.write_accesses 0 # DTB write accesses
+system.cpu.dtb.write_hits 0 # DTB write hits
+system.cpu.dtb.write_misses 0 # DTB write misses
+system.cpu.icache.ReadReq_accesses::cpu.inst 27472867 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 27472867 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19971.672117 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 19971.672117 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 17929.897070 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17929.897070 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits::cpu.inst 27427302 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 27427302 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 910009240 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 910009240 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.001659 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.001659 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses::cpu.inst 45565 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 45565 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 816975760 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 816975760 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.001659 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.001659 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 45565 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 45565 # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.demand_accesses::cpu.inst 27472867 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 27472867 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 19971.672117 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 19971.672117 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 17929.897070 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 17929.897070 # average overall mshr miss latency
+system.cpu.icache.demand_hits::cpu.inst 27427302 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 27427302 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency::cpu.inst 910009240 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 910009240 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate::cpu.inst 0.001659 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.001659 # miss rate for demand accesses
+system.cpu.icache.demand_misses::cpu.inst 45565 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 45565 # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 816975760 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 816975760 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.001659 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.001659 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses::cpu.inst 45565 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 45565 # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.icache.overall_accesses::cpu.inst 27472867 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 27472867 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 19971.672117 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 19971.672117 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 17929.897070 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 17929.897070 # average overall mshr miss latency
+system.cpu.icache.overall_hits::cpu.inst 27427302 # number of overall hits
+system.cpu.icache.overall_hits::total 27427302 # number of overall hits
+system.cpu.icache.overall_miss_latency::cpu.inst 910009240 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 910009240 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate::cpu.inst 0.001659 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.001659 # miss rate for overall accesses
+system.cpu.icache.overall_misses::cpu.inst 45565 # number of overall misses
+system.cpu.icache.overall_misses::total 45565 # number of overall misses
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 816975760 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 816975760 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.001659 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.001659 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses::cpu.inst 45565 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 45565 # number of overall MSHR misses
+system.cpu.icache.tags.age_task_id_blocks_1024::0 86 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 35 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::3 727 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::4 1194 # Occupied blocks per task id
+system.cpu.icache.tags.avg_refs 601.951146 # Average number of references to valid blocks.
+system.cpu.icache.tags.data_accesses 54991298 # Number of data accesses
+system.cpu.icache.tags.occ_blocks::cpu.inst 1864.297147 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.910301 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.910301 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 2042 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.997070 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.replacements 43522 # number of replacements
+system.cpu.icache.tags.sampled_refs 45564 # Sample count of references to valid blocks.
+system.cpu.icache.tags.tag_accesses 54991298 # Number of tag accesses
+system.cpu.icache.tags.tagsinuse 1864.297147 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 27427302 # Total number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.idleCycles 19565206 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.ipc 0.550869 # IPC: instructions per cycle
+system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.itb.accesses 0 # DTB accesses
+system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.itb.hits 0 # DTB hits
+system.cpu.itb.inst_accesses 0 # ITB inst accesses
+system.cpu.itb.inst_hits 0 # ITB inst hits
+system.cpu.itb.inst_misses 0 # ITB inst misses
+system.cpu.itb.misses 0 # DTB misses
+system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses::cpu.inst 107033 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 107033 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 72720.821477 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 72720.821477 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 59824.466837 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 59824.466837 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits::cpu.inst 4766 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_hits::total 4766 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 7436940250 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 7436940250 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.955472 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.955472 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses::cpu.inst 102267 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 102267 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 6118068750 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6118068750 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.955472 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.955472 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 102267 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 102267 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 99493 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 99493 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74187.493019 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 74187.493019 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61477.049578 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 61477.049578 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits::cpu.inst 72636 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 72636 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1992453500 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 1992453500 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.269939 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.269939 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 26857 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 26857 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 71 # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_hits::total 71 # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 1646724250 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1646724250 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.269225 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.269225 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 26786 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 26786 # number of ReadReq MSHR misses
+system.cpu.l2cache.Writeback_accesses::writebacks 128565 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::total 128565 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits::writebacks 128565 # number of Writeback hits
+system.cpu.l2cache.Writeback_hits::total 128565 # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.demand_accesses::cpu.inst 206526 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 206526 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73025.880162 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 73025.880162 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60167.473829 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 60167.473829 # average overall mshr miss latency
+system.cpu.l2cache.demand_hits::cpu.inst 77402 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 77402 # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency::cpu.inst 9429393750 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 9429393750 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.625219 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.625219 # miss rate for demand accesses
+system.cpu.l2cache.demand_misses::cpu.inst 129124 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 129124 # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_hits::cpu.inst 71 # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_hits::total 71 # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 7764793000 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 7764793000 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.624875 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.624875 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 129053 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 129053 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.overall_accesses::cpu.inst 206526 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 206526 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73025.880162 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 73025.880162 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60167.473829 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60167.473829 # average overall mshr miss latency
+system.cpu.l2cache.overall_hits::cpu.inst 77402 # number of overall hits
+system.cpu.l2cache.overall_hits::total 77402 # number of overall hits
+system.cpu.l2cache.overall_miss_latency::cpu.inst 9429393750 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 9429393750 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.625219 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.625219 # miss rate for overall accesses
+system.cpu.l2cache.overall_misses::cpu.inst 129124 # number of overall misses
+system.cpu.l2cache.overall_misses::total 129124 # number of overall misses
+system.cpu.l2cache.overall_mshr_hits::cpu.inst 71 # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_hits::total 71 # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 7764793000 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 7764793000 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.624875 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.624875 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 129053 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 129053 # number of overall MSHR misses
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 129 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 1012 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::2 9483 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::3 19900 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 597 # Occupied blocks per task id
+system.cpu.l2cache.tags.avg_refs 0.794453 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.data_accesses 2914793 # Number of data accesses
+system.cpu.l2cache.tags.occ_blocks::writebacks 26739.141291 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 3288.835051 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::writebacks 0.816014 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.100367 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.916381 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 31121 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.949738 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.replacements 95911 # number of replacements
+system.cpu.l2cache.tags.sampled_refs 127032 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.tag_accesses 2914793 # Number of tag accesses
+system.cpu.l2cache.tags.tagsinuse 30027.976342 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 100921 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks::writebacks 83957 # number of writebacks
+system.cpu.l2cache.writebacks::total 83957 # number of writebacks
+system.cpu.numCycles 128733163 # number of cpu cycles simulated
+system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.tickCycles 109167957 # Number of cycles that the CPU actually ticked
+system.cpu.toL2Bus.data_through_bus 21445760 # Total data (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 91129 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 450487 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 541616 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.reqLayer0.occupancy 296110500 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 0.5 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 69298740 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 269478939 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 0.4 # Layer utilization (%)
+system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.cpu.toL2Bus.throughput 333181591 # Throughput (bytes/s)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2916096 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 18529664 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 21445760 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.trans_dist::ReadReq 99493 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 99492 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback 128565 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 107033 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 107033 # Transaction distribution
+system.cpu.workload.num_syscalls 1946 # Number of system calls
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.membus.data_through_bus 13632576 # Total data (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 342061 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 342061 # Packet count per connected master and slave (bytes)
+system.membus.reqLayer0.occupancy 975516000 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 1.5 # Layer utilization (%)
+system.membus.respLayer1.occupancy 1243562500 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 1.9 # Layer utilization (%)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.membus.throughput 211795868 # Throughput (bytes/s)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 13632576 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 13632576 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadReq 26785 # Transaction distribution
+system.membus.trans_dist::ReadResp 26785 # Transaction distribution
+system.membus.trans_dist::Writeback 83957 # Transaction distribution
+system.membus.trans_dist::ReadExReq 102267 # Transaction distribution
+system.membus.trans_dist::ReadExResp 102267 # Transaction distribution
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgGap 302177.61 # Average gap between requests
+system.physmem.avgMemAccLat 30050.93 # Average memory access latency per DRAM burst
+system.physmem.avgQLat 11300.93 # Average queueing delay per DRAM burst
+system.physmem.avgRdBW 128.31 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgRdBWSys 128.32 # Average system read bandwidth in MiByte/s
+system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing
+system.physmem.avgWrBW 83.45 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgWrBWSys 83.48 # Average system write bandwidth in MiByte/s
+system.physmem.avgWrQLen 23.63 # Average write queue length when enqueuing
+system.physmem.busUtil 1.65 # Data bus utilization in percentage
+system.physmem.busUtilRead 1.00 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.65 # Data bus utilization in percentage for writes
+system.physmem.bw_inst_read::cpu.inst 5060017 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 5060017 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 128317021 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 128317021 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 83478847 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 128317021 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 211795868 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_write::writebacks 83478847 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 83478847 # Write bandwidth from this memory (bytes/s)
+system.physmem.bytesPerActivate::samples 38820 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 351.055332 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 212.915649 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 334.657943 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 12445 32.06% 32.06% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 8253 21.26% 53.32% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 4125 10.63% 63.94% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 2766 7.13% 71.07% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 2568 6.62% 77.68% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 1673 4.31% 81.99% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 1314 3.38% 85.38% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 1198 3.09% 88.46% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 4478 11.54% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 38820 # Bytes accessed per row activation
+system.physmem.bytesReadDRAM 8258880 # Total number of bytes read from DRAM
+system.physmem.bytesReadSys 8259328 # Total read bytes from the system interface side
+system.physmem.bytesReadWrQ 448 # Total number of bytes read from write queue
+system.physmem.bytesWritten 5371584 # Total number of bytes written to DRAM
+system.physmem.bytesWrittenSys 5373248 # Total written bytes from the system interface side
+system.physmem.bytes_inst_read::cpu.inst 325696 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 325696 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::cpu.inst 8259328 # Number of bytes read from this memory
+system.physmem.bytes_read::total 8259328 # Number of bytes read from this memory
+system.physmem.bytes_written::writebacks 5373248 # Number of bytes written to this memory
+system.physmem.bytes_written::total 5373248 # Number of bytes written to this memory
+system.physmem.memoryStateTime::IDLE 37439884750 # Time in different power states
+system.physmem.memoryStateTime::REF 2149160000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 24772371500 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
+system.physmem.num_reads::cpu.inst 129052 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 129052 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 83957 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 83957 # Number of write requests responded to by this memory
+system.physmem.pageHitRate 81.76 # Row buffer hit rate, read and write combined
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.perBankRdBursts::0 8196 # Per bank write bursts
+system.physmem.perBankRdBursts::1 8381 # Per bank write bursts
+system.physmem.perBankRdBursts::2 8249 # Per bank write bursts
+system.physmem.perBankRdBursts::3 8185 # Per bank write bursts
+system.physmem.perBankRdBursts::4 8327 # Per bank write bursts
+system.physmem.perBankRdBursts::5 8459 # Per bank write bursts
+system.physmem.perBankRdBursts::6 8094 # Per bank write bursts
+system.physmem.perBankRdBursts::7 7981 # Per bank write bursts
+system.physmem.perBankRdBursts::8 8076 # Per bank write bursts
+system.physmem.perBankRdBursts::9 7644 # Per bank write bursts
+system.physmem.perBankRdBursts::10 7831 # Per bank write bursts
+system.physmem.perBankRdBursts::11 7843 # Per bank write bursts
+system.physmem.perBankRdBursts::12 7891 # Per bank write bursts
+system.physmem.perBankRdBursts::13 7884 # Per bank write bursts
+system.physmem.perBankRdBursts::14 7977 # Per bank write bursts
+system.physmem.perBankRdBursts::15 8027 # Per bank write bursts
+system.physmem.perBankWrBursts::0 5181 # Per bank write bursts
+system.physmem.perBankWrBursts::1 5375 # Per bank write bursts
+system.physmem.perBankWrBursts::2 5284 # Per bank write bursts
+system.physmem.perBankWrBursts::3 5155 # Per bank write bursts
+system.physmem.perBankWrBursts::4 5265 # Per bank write bursts
+system.physmem.perBankWrBursts::5 5517 # Per bank write bursts
+system.physmem.perBankWrBursts::6 5201 # Per bank write bursts
+system.physmem.perBankWrBursts::7 5050 # Per bank write bursts
+system.physmem.perBankWrBursts::8 5034 # Per bank write bursts
+system.physmem.perBankWrBursts::9 5087 # Per bank write bursts
+system.physmem.perBankWrBursts::10 5251 # Per bank write bursts
+system.physmem.perBankWrBursts::11 5146 # Per bank write bursts
+system.physmem.perBankWrBursts::12 5344 # Per bank write bursts
+system.physmem.perBankWrBursts::13 5363 # Per bank write bursts
+system.physmem.perBankWrBursts::14 5451 # Per bank write bursts
+system.physmem.perBankWrBursts::15 5227 # Per bank write bursts
+system.physmem.rdPerTurnAround::samples 5156 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean 25.028123 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev 359.400532 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-1023 5153 99.94% 99.94% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::1024-2047 1 0.02% 99.96% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::2048-3071 1 0.02% 99.98% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::24576-25599 1 0.02% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total 5156 # Reads before turning the bus around for writes
+system.physmem.rdQLenPdf::0 128466 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 557 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 22 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.readBursts 129052 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 0 # Read request sizes (log2)
+system.physmem.readPktSize::3 0 # Read request sizes (log2)
+system.physmem.readPktSize::4 0 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 129052 # Read request sizes (log2)
+system.physmem.readReqs 129052 # Number of read requests accepted
+system.physmem.readRowHitRate 86.89 # Row buffer hit rate for reads
+system.physmem.readRowHits 112129 # Number of row buffer hits during reads
+system.physmem.servicedByWrQ 7 # Number of DRAM read bursts serviced by the write queue
+system.physmem.totBusLat 645225000 # Total ticks spent in databus transfers
+system.physmem.totGap 64366550000 # Total gap between requests
+system.physmem.totMemAccLat 3877921750 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totQLat 1458328000 # Total ticks spent queuing
+system.physmem.wrPerTurnAround::samples 5155 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean 16.280116 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean 16.263015 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev 0.779231 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16 4514 87.57% 87.57% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::17 7 0.14% 87.70% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::18 501 9.72% 97.42% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::19 114 2.21% 99.63% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20 12 0.23% 99.86% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::21 3 0.06% 99.92% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::22 1 0.02% 99.94% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::23 1 0.02% 99.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24 1 0.02% 99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::25 1 0.02% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total 5155 # Writes before turning the bus around for reads
+system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 633 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 644 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 4312 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 5147 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 5164 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 5167 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 5160 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 5162 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 5167 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 5183 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 5171 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 5182 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 5366 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 5212 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 5234 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 5667 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 5208 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 5156 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 7 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
+system.physmem.writeBursts 83957 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 0 # Write request sizes (log2)
+system.physmem.writePktSize::3 0 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 83957 # Write request sizes (log2)
+system.physmem.writeReqs 83957 # Number of write requests accepted
+system.physmem.writeRowHitRate 73.87 # Row buffer hit rate for writes
+system.physmem.writeRowHits 62016 # Number of row buffer hits during writes
+system.voltage_domain.voltage 1 # Voltage in Volts
+
+---------- End Simulation Statistics ----------
--- /dev/null
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
+boot_osflags=a
+cache_line_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+init_param=0
+kernel=
+load_addr_mask=1099511627775
+load_offset=0
+mem_mode=timing
+mem_ranges=
+memories=system.physmem
+num_work_ids=16
+readfile=
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=MinorCPU
+children=branchPred dcache dtb executeFuncUnits icache interrupts isa itb l2cache toL2Bus tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dtb=system.cpu.dtb
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+switched_out=false
+system=system
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=BranchPredictor
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+predType=tournament
+
+[system.cpu.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=262144
+system=system
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.slave[1]
+
+[system.cpu.dcache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=262144
+
+[system.cpu.dtb]
+type=AlphaTLB
+eventq_index=0
+size=64
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=131072
+system=system
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.icache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=131072
+
+[system.cpu.interrupts]
+type=AlphaInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=AlphaISA
+eventq_index=0
+system=system
+
+[system.cpu.itb]
+type=AlphaTLB
+eventq_index=0
+size=48
+
+[system.cpu.l2cache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tags=system.cpu.l2cache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
+
+[system.cpu.l2cache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=2097152
+
+[system.cpu.toL2Bus]
+type=CoherentBus
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=32
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=bzip2 input.source 1
+cwd=build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/minor-timing
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/arm/projectscratch/pd/sysrandd/dist/cpu2000/binaries/alpha/tru64/bzip2
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.membus]
+type=CoherentBus
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=8
+master=system.physmem.port
+slave=system.system_port system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=DRAMCtrl
+activation_limit=4
+addr_mapping=RoRaBaChCo
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+devices_per_rank=8
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=0:134217727
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCL=13750
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=300000
+tRP=13750
+tRRD=6250
+tWTR=7500
+tXAW=40000
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[0]
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
--- /dev/null
+warn: Sockets disabled, not accepting gdb connections
+warn: Prefetch instructions in Alpha do not do anything
+warn: Prefetch instructions in Alpha do not do anything
+warn: Prefetch instructions in Alpha do not do anything
+warn: ignoring syscall sigprocmask(18446744073709547831, 1, ...)
--- /dev/null
+Redirecting stdout to build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/minor-timing/simout
+Redirecting stderr to build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/minor-timing/simerr
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled May 7 2014 10:41:53
+gem5 started May 7 2014 12:11:11
+gem5 executing on cz3212c2d7
+command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/minor-timing -re tests/run.py build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/minor-timing
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0. Starting simulation...
+info: Increasing stack size by one page.
+info: Increasing stack size by one page.
+spec_init
+Loading Input Data
+Input data 1048576 bytes in length
+Compressing Input Data, level 7
+Compressed data 198546 bytes in length
+Uncompressing Data
+Uncompressed data 1048576 bytes in length
+Uncompressed data compared correctly
+Compressing Input Data, level 9
+Compressed data 198677 bytes in length
+Uncompressing Data
+Uncompressed data 1048576 bytes in length
+Uncompressed data compared correctly
+Tested 1MB buffer: OK!
+Exiting @ tick 1184839137500 because target called exit()
--- /dev/null
+
+---------- Begin Simulation Statistics ----------
+final_tick 1183291184500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate 268503 # Simulator instruction rate (inst/s)
+host_mem_usage 248104 # Number of bytes of host memory used
+host_op_rate 268503 # Simulator op (including micro ops) rate (op/s)
+host_seconds 6802.08 # Real time elapsed on the host
+host_tick_rate 173960186 # Simulator tick rate (ticks/s)
+sim_freq 1000000000000 # Frequency of simulated ticks
+sim_insts 1826378509 # Number of instructions simulated
+sim_ops 1826378509 # Number of ops (including micro ops) simulated
+sim_seconds 1.183291 # Number of seconds simulated
+sim_ticks 1183291184500 # Number of ticks simulated
+system.clk_domain.clock 1000 # Clock period in ticks
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 98.726550 # BTB Hit Percentage
+system.cpu.branchPred.BTBHits 164028132 # Number of BTB hits
+system.cpu.branchPred.BTBLookups 166143892 # Number of BTB lookups
+system.cpu.branchPred.RASInCorrect 101063 # Number of incorrect RAS predictions.
+system.cpu.branchPred.condIncorrect 15659000 # Number of conditional branches incorrect
+system.cpu.branchPred.condPredicted 184956948 # Number of conditional branches predicted
+system.cpu.branchPred.lookups 244507485 # Number of BP lookups
+system.cpu.branchPred.usedRAS 18318035 # Number of times the RAS was used to get a target.
+system.cpu.committedInsts 1826378509 # Number of instructions committed
+system.cpu.committedOps 1826378509 # Number of ops (including micro ops) committed
+system.cpu.cpi 1.295779 # CPI: cycles per instruction
+system.cpu.dcache.ReadReq_accesses::cpu.inst 448787942 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 448787942 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 24412.387640 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 24412.387640 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 22378.762178 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22378.762178 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits::cpu.inst 441498317 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 441498317 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency::cpu.inst 177957151250 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 177957151250 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.016243 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.016243 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses::cpu.inst 7289625 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 7289625 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 50799 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 50799 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 161995965500 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 161995965500 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.016130 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.016130 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 7238826 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 7238826 # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_accesses::cpu.inst 160728502 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 160728502 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 45036.490101 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 45036.490101 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 40206.712752 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40206.712752 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits::cpu.inst 158490258 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 158490258 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency::cpu.inst 100802653750 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 100802653750 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.013926 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.013926 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses::cpu.inst 2238244 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 2238244 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 350933 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 350933 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 75882571250 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 75882571250 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.011742 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.011742 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 1887311 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 1887311 # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.demand_accesses::cpu.inst 609516444 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 609516444 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency::cpu.inst 29257.308743 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 29257.308743 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 26065.632890 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 26065.632890 # average overall mshr miss latency
+system.cpu.dcache.demand_hits::cpu.inst 599988575 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 599988575 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency::cpu.inst 278759805000 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 278759805000 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate::cpu.inst 0.015632 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.015632 # miss rate for demand accesses
+system.cpu.dcache.demand_misses::cpu.inst 9527869 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 9527869 # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits::cpu.inst 401732 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 401732 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 237878536750 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 237878536750 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.014973 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.014973 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses::cpu.inst 9126137 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 9126137 # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.overall_accesses::cpu.inst 609516444 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 609516444 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency::cpu.inst 29257.308743 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 29257.308743 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 26065.632890 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 26065.632890 # average overall mshr miss latency
+system.cpu.dcache.overall_hits::cpu.inst 599988575 # number of overall hits
+system.cpu.dcache.overall_hits::total 599988575 # number of overall hits
+system.cpu.dcache.overall_miss_latency::cpu.inst 278759805000 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 278759805000 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate::cpu.inst 0.015632 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.015632 # miss rate for overall accesses
+system.cpu.dcache.overall_misses::cpu.inst 9527869 # number of overall misses
+system.cpu.dcache.overall_misses::total 9527869 # number of overall misses
+system.cpu.dcache.overall_mshr_hits::cpu.inst 401732 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 401732 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 237878536750 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 237878536750 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.014973 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.014973 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses::cpu.inst 9126137 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 9126137 # number of overall MSHR misses
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 102 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 1591 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 2338 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::3 65 # Occupied blocks per task id
+system.cpu.dcache.tags.avg_refs 65.743981 # Average number of references to valid blocks.
+system.cpu.dcache.tags.data_accesses 1228159025 # Number of data accesses
+system.cpu.dcache.tags.occ_blocks::cpu.inst 4080.562725 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.inst 0.996231 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.996231 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.replacements 9122041 # number of replacements
+system.cpu.dcache.tags.sampled_refs 9126137 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.tag_accesses 1228159025 # Number of tag accesses
+system.cpu.dcache.tags.tagsinuse 4080.562725 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 599988575 # Total number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 16716397000 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks::writebacks 3700613 # number of writebacks
+system.cpu.dcache.writebacks::total 3700613 # number of writebacks
+system.cpu.discardedOps 50078248 # Number of ops (including micro ops) which were discarded before commit
+system.cpu.dtb.data_accesses 620722700 # DTB accesses
+system.cpu.dtb.data_acv 0 # DTB access violations
+system.cpu.dtb.data_hits 614030991 # DTB hits
+system.cpu.dtb.data_misses 6691709 # DTB misses
+system.cpu.dtb.fetch_accesses 0 # ITB accesses
+system.cpu.dtb.fetch_acv 0 # ITB acv
+system.cpu.dtb.fetch_hits 0 # ITB hits
+system.cpu.dtb.fetch_misses 0 # ITB misses
+system.cpu.dtb.read_accesses 457660877 # DTB read accesses
+system.cpu.dtb.read_acv 0 # DTB read access violations
+system.cpu.dtb.read_hits 452677890 # DTB read hits
+system.cpu.dtb.read_misses 4982987 # DTB read misses
+system.cpu.dtb.write_accesses 163061823 # DTB write accesses
+system.cpu.dtb.write_acv 0 # DTB write access violations
+system.cpu.dtb.write_hits 161353101 # DTB write hits
+system.cpu.dtb.write_misses 1708722 # DTB write misses
+system.cpu.icache.ReadReq_accesses::cpu.inst 592077907 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 592077907 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 74367.693111 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 74367.693111 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71956.941545 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71956.941545 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits::cpu.inst 592076949 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 592076949 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 71244250 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 71244250 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000002 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000002 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses::cpu.inst 958 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 958 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 68934750 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 68934750 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 958 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 958 # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.demand_accesses::cpu.inst 592077907 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 592077907 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 74367.693111 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 74367.693111 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71956.941545 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 71956.941545 # average overall mshr miss latency
+system.cpu.icache.demand_hits::cpu.inst 592076949 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 592076949 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency::cpu.inst 71244250 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 71244250 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate::cpu.inst 0.000002 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000002 # miss rate for demand accesses
+system.cpu.icache.demand_misses::cpu.inst 958 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 958 # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 68934750 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 68934750 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses::cpu.inst 958 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 958 # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.icache.overall_accesses::cpu.inst 592077907 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 592077907 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 74367.693111 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 74367.693111 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71956.941545 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 71956.941545 # average overall mshr miss latency
+system.cpu.icache.overall_hits::cpu.inst 592076949 # number of overall hits
+system.cpu.icache.overall_hits::total 592076949 # number of overall hits
+system.cpu.icache.overall_miss_latency::cpu.inst 71244250 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 71244250 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate::cpu.inst 0.000002 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000002 # miss rate for overall accesses
+system.cpu.icache.overall_misses::cpu.inst 958 # number of overall misses
+system.cpu.icache.overall_misses::total 958 # number of overall misses
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 68934750 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 68934750 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses::cpu.inst 958 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 958 # number of overall MSHR misses
+system.cpu.icache.tags.age_task_id_blocks_1024::0 81 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::4 874 # Occupied blocks per task id
+system.cpu.icache.tags.avg_refs 618034.393528 # Average number of references to valid blocks.
+system.cpu.icache.tags.data_accesses 1184156772 # Number of data accesses
+system.cpu.icache.tags.occ_blocks::cpu.inst 750.687488 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.366547 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.366547 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 955 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.466309 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.replacements 3 # number of replacements
+system.cpu.icache.tags.sampled_refs 958 # Sample count of references to valid blocks.
+system.cpu.icache.tags.tag_accesses 1184156772 # Number of tag accesses
+system.cpu.icache.tags.tagsinuse 750.687488 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 592076949 # Total number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.idleCycles 321001841 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.ipc 0.771737 # IPC: instructions per cycle
+system.cpu.itb.data_accesses 0 # DTB accesses
+system.cpu.itb.data_acv 0 # DTB access violations
+system.cpu.itb.data_hits 0 # DTB hits
+system.cpu.itb.data_misses 0 # DTB misses
+system.cpu.itb.fetch_accesses 592077926 # ITB accesses
+system.cpu.itb.fetch_acv 0 # ITB acv
+system.cpu.itb.fetch_hits 592077907 # ITB hits
+system.cpu.itb.fetch_misses 19 # ITB misses
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.read_acv 0 # DTB read access violations
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.write_acv 0 # DTB write access violations
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses::cpu.inst 1887311 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 1887311 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 80641.484731 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 80641.484731 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 68018.096944 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68018.096944 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits::cpu.inst 1107870 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_hits::total 1107870 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 62855279500 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 62855279500 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.412990 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.412990 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses::cpu.inst 779441 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 779441 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 53016093500 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 53016093500 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.412990 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.412990 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 779441 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 779441 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 7239784 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 7239784 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 79744.744851 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 79744.744851 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 67168.011379 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 67168.011379 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits::cpu.inst 6058181 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 6058181 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 94226629750 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 94226629750 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.163210 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.163210 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 1181603 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 1181603 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 79365923750 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 79365923750 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.163210 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.163210 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 1181603 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 1181603 # number of ReadReq MSHR misses
+system.cpu.l2cache.Writeback_accesses::writebacks 3700613 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::total 3700613 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits::writebacks 3700613 # number of Writeback hits
+system.cpu.l2cache.Writeback_hits::total 3700613 # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.demand_accesses::cpu.inst 9127095 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 9127095 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 80101.165119 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 80101.165119 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67505.888318 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67505.888318 # average overall mshr miss latency
+system.cpu.l2cache.demand_hits::cpu.inst 7166051 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 7166051 # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency::cpu.inst 157081909250 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 157081909250 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.214860 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.214860 # miss rate for demand accesses
+system.cpu.l2cache.demand_misses::cpu.inst 1961044 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 1961044 # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 132382017250 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 132382017250 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.214860 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.214860 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 1961044 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 1961044 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.overall_accesses::cpu.inst 9127095 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 9127095 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 80101.165119 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 80101.165119 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67505.888318 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67505.888318 # average overall mshr miss latency
+system.cpu.l2cache.overall_hits::cpu.inst 7166051 # number of overall hits
+system.cpu.l2cache.overall_hits::total 7166051 # number of overall hits
+system.cpu.l2cache.overall_miss_latency::cpu.inst 157081909250 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 157081909250 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.214860 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.214860 # miss rate for overall accesses
+system.cpu.l2cache.overall_misses::cpu.inst 1961044 # number of overall misses
+system.cpu.l2cache.overall_misses::total 1961044 # number of overall misses
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 132382017250 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 132382017250 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.214860 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.214860 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 1961044 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 1961044 # number of overall MSHR misses
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 167 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 21 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1231 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::3 12870 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 15515 # Occupied blocks per task id
+system.cpu.l2cache.tags.avg_refs 4.586945 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.data_accesses 106467088 # Number of data accesses
+system.cpu.l2cache.tags.occ_blocks::writebacks 14930.905733 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 15810.667479 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::writebacks 0.455655 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.482503 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.938158 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 29804 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.909546 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.replacements 1928309 # number of replacements
+system.cpu.l2cache.tags.sampled_refs 1958113 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.tag_accesses 106467088 # Number of tag accesses
+system.cpu.l2cache.tags.tagsinuse 30741.573213 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 8981756 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 88668325250 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks::writebacks 1018252 # number of writebacks
+system.cpu.l2cache.writebacks::total 1018252 # number of writebacks
+system.cpu.numCycles 2366582369 # number of cpu cycles simulated
+system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.tickCycles 2045580528 # Number of cycles that the CPU actually ticked
+system.cpu.toL2Bus.data_through_bus 820973312 # Total data (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1916 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 21952887 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 21954803 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.reqLayer0.occupancy 10114467000 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 0.9 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 1633750 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 14012915250 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 1.2 # Layer utilization (%)
+system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.cpu.toL2Bus.throughput 693804976 # Throughput (bytes/s)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 61312 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 820912000 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 820973312 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.trans_dist::ReadReq 7239784 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 7239784 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback 3700613 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 1887311 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 1887311 # Transaction distribution
+system.cpu.workload.num_syscalls 29 # Number of system calls
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.membus.data_through_bus 190674944 # Total data (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4940340 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 4940340 # Packet count per connected master and slave (bytes)
+system.membus.reqLayer0.occupancy 11933306500 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 1.0 # Layer utilization (%)
+system.membus.respLayer1.occupancy 18491731750 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 1.6 # Layer utilization (%)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.membus.throughput 161139495 # Throughput (bytes/s)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190674944 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 190674944 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadReq 1181603 # Transaction distribution
+system.membus.trans_dist::ReadResp 1181603 # Transaction distribution
+system.membus.trans_dist::Writeback 1018252 # Transaction distribution
+system.membus.trans_dist::ReadExReq 779441 # Transaction distribution
+system.membus.trans_dist::ReadExResp 779441 # Transaction distribution
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgGap 397171.37 # Average gap between requests
+system.physmem.avgMemAccLat 37373.81 # Average memory access latency per DRAM burst
+system.physmem.avgQLat 18623.81 # Average queueing delay per DRAM burst
+system.physmem.avgRdBW 106.00 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgRdBWSys 106.07 # Average system read bandwidth in MiByte/s
+system.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing
+system.physmem.avgWrBW 55.07 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgWrBWSys 55.07 # Average system write bandwidth in MiByte/s
+system.physmem.avgWrQLen 25.40 # Average write queue length when enqueuing
+system.physmem.busUtil 1.26 # Data bus utilization in percentage
+system.physmem.busUtilRead 0.83 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.43 # Data bus utilization in percentage for writes
+system.physmem.bw_inst_read::cpu.inst 51815 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 51815 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 106065876 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 106065876 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 55073619 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 106065876 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 161139495 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_write::writebacks 55073619 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 55073619 # Write bandwidth from this memory (bytes/s)
+system.physmem.bytesPerActivate::samples 1832587 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 104.000528 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 81.206567 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 130.424181 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 1451916 79.23% 79.23% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 263842 14.40% 93.62% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 49021 2.67% 96.30% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 20912 1.14% 97.44% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 12920 0.71% 98.15% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 7284 0.40% 98.54% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 5395 0.29% 98.84% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 4101 0.22% 99.06% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 17196 0.94% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 1832587 # Bytes accessed per row activation
+system.physmem.bytesReadDRAM 125427328 # Total number of bytes read from DRAM
+system.physmem.bytesReadSys 125506816 # Total read bytes from the system interface side
+system.physmem.bytesReadWrQ 79488 # Total number of bytes read from write queue
+system.physmem.bytesWritten 65166528 # Total number of bytes written to DRAM
+system.physmem.bytesWrittenSys 65168128 # Total written bytes from the system interface side
+system.physmem.bytes_inst_read::cpu.inst 61312 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 61312 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::cpu.inst 125506816 # Number of bytes read from this memory
+system.physmem.bytes_read::total 125506816 # Number of bytes read from this memory
+system.physmem.bytes_written::writebacks 65168128 # Number of bytes written to this memory
+system.physmem.bytes_written::total 65168128 # Number of bytes written to this memory
+system.physmem.memoryStateTime::IDLE 388135850750 # Time in different power states
+system.physmem.memoryStateTime::REF 39512460000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 755636161750 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
+system.physmem.num_reads::cpu.inst 1961044 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 1961044 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 1018252 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 1018252 # Number of write requests responded to by this memory
+system.physmem.pageHitRate 38.46 # Row buffer hit rate, read and write combined
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.perBankRdBursts::0 118755 # Per bank write bursts
+system.physmem.perBankRdBursts::1 114099 # Per bank write bursts
+system.physmem.perBankRdBursts::2 116230 # Per bank write bursts
+system.physmem.perBankRdBursts::3 117769 # Per bank write bursts
+system.physmem.perBankRdBursts::4 117839 # Per bank write bursts
+system.physmem.perBankRdBursts::5 117521 # Per bank write bursts
+system.physmem.perBankRdBursts::6 119889 # Per bank write bursts
+system.physmem.perBankRdBursts::7 124535 # Per bank write bursts
+system.physmem.perBankRdBursts::8 126979 # Per bank write bursts
+system.physmem.perBankRdBursts::9 130093 # Per bank write bursts
+system.physmem.perBankRdBursts::10 128642 # Per bank write bursts
+system.physmem.perBankRdBursts::11 130358 # Per bank write bursts
+system.physmem.perBankRdBursts::12 126048 # Per bank write bursts
+system.physmem.perBankRdBursts::13 125260 # Per bank write bursts
+system.physmem.perBankRdBursts::14 122592 # Per bank write bursts
+system.physmem.perBankRdBursts::15 123193 # Per bank write bursts
+system.physmem.perBankWrBursts::0 61221 # Per bank write bursts
+system.physmem.perBankWrBursts::1 61486 # Per bank write bursts
+system.physmem.perBankWrBursts::2 60571 # Per bank write bursts
+system.physmem.perBankWrBursts::3 61239 # Per bank write bursts
+system.physmem.perBankWrBursts::4 61663 # Per bank write bursts
+system.physmem.perBankWrBursts::5 63103 # Per bank write bursts
+system.physmem.perBankWrBursts::6 64150 # Per bank write bursts
+system.physmem.perBankWrBursts::7 65615 # Per bank write bursts
+system.physmem.perBankWrBursts::8 65333 # Per bank write bursts
+system.physmem.perBankWrBursts::9 65778 # Per bank write bursts
+system.physmem.perBankWrBursts::10 65294 # Per bank write bursts
+system.physmem.perBankWrBursts::11 65644 # Per bank write bursts
+system.physmem.perBankWrBursts::12 64163 # Per bank write bursts
+system.physmem.perBankWrBursts::13 64209 # Per bank write bursts
+system.physmem.perBankWrBursts::14 64571 # Per bank write bursts
+system.physmem.perBankWrBursts::15 64187 # Per bank write bursts
+system.physmem.rdPerTurnAround::samples 59249 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean 33.075495 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev 165.201868 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-1023 59213 99.94% 99.94% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::1024-2047 11 0.02% 99.96% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::2048-3071 8 0.01% 99.97% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::3072-4095 7 0.01% 99.98% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::4096-5119 3 0.01% 99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::5120-6143 1 0.00% 99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::6144-7167 1 0.00% 99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::10240-11263 1 0.00% 99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::12288-13311 2 0.00% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::16384-17407 1 0.00% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::19456-20479 1 0.00% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total 59249 # Reads before turning the bus around for writes
+system.physmem.rdQLenPdf::0 1833824 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 125960 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 18 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.readBursts 1961044 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 0 # Read request sizes (log2)
+system.physmem.readPktSize::3 0 # Read request sizes (log2)
+system.physmem.readPktSize::4 0 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 1961044 # Read request sizes (log2)
+system.physmem.readReqs 1961044 # Number of read requests accepted
+system.physmem.readRowHitRate 37.25 # Row buffer hit rate for reads
+system.physmem.readRowHits 729960 # Number of row buffer hits during reads
+system.physmem.servicedByWrQ 1242 # Number of DRAM read bursts serviced by the write queue
+system.physmem.totBusLat 9799010000 # Total ticks spent in databus transfers
+system.physmem.totGap 1183291074500 # Total gap between requests
+system.physmem.totMemAccLat 73245258000 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totQLat 36498970500 # Total ticks spent queuing
+system.physmem.wrPerTurnAround::samples 59249 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean 17.185556 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean 17.149947 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev 1.108422 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16 25999 43.88% 43.88% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::17 1383 2.33% 46.22% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::18 27359 46.18% 92.39% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::19 4006 6.76% 99.15% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20 414 0.70% 99.85% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::21 70 0.12% 99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::22 15 0.03% 99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::23 1 0.00% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24 1 0.00% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::29 1 0.00% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total 59249 # Writes before turning the bus around for reads
+system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 31537 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 33174 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 55384 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 59141 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 59967 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 59798 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 59784 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 59755 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 59781 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 59768 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 59797 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 59826 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 60824 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 60270 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 59953 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 60664 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 59434 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 59252 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 100 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 17 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 7 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
+system.physmem.writeBursts 1018252 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 0 # Write request sizes (log2)
+system.physmem.writePktSize::3 0 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 1018252 # Write request sizes (log2)
+system.physmem.writeReqs 1018252 # Number of write requests accepted
+system.physmem.writeRowHitRate 40.80 # Row buffer hit rate for writes
+system.physmem.writeRowHits 415473 # Number of row buffer hits during writes
+system.voltage_domain.voltage 1 # Voltage in Volts
+
+---------- End Simulation Statistics ----------
--- /dev/null
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
+boot_osflags=a
+cache_line_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+init_param=0
+kernel=
+load_addr_mask=1099511627775
+load_offset=0
+mem_mode=timing
+mem_ranges=
+memories=system.physmem
+num_work_ids=16
+readfile=
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=MinorCPU
+children=branchPred dcache dstage2_mmu dtb executeFuncUnits icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dstage2_mmu=system.cpu.dstage2_mmu
+dtb=system.cpu.dtb
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+istage2_mmu=system.cpu.istage2_mmu
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+switched_out=false
+system=system
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=BranchPredictor
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+predType=tournament
+
+[system.cpu.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=262144
+system=system
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.slave[1]
+
+[system.cpu.dcache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=262144
+
+[system.cpu.dstage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb
+tlb=system.cpu.dtb
+
+[system.cpu.dstage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.dstage2_mmu.stage2_tlb.walker
+
+[system.cpu.dstage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[5]
+
+[system.cpu.dtb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.dtb.walker
+
+[system.cpu.dtb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[3]
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=131072
+system=system
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.icache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=131072
+
+[system.cpu.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=ArmISA
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=1052678
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=0
+id_aa64isar1_el1=0
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=0
+id_aa64pfr0_el1=17
+id_aa64pfr1_el1=0
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=0
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_pfr0=49
+id_pfr1=4113
+midr=1091551472
+system=system
+
+[system.cpu.istage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.istage2_mmu.stage2_tlb
+tlb=system.cpu.itb
+
+[system.cpu.istage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.istage2_mmu.stage2_tlb.walker
+
+[system.cpu.istage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[4]
+
+[system.cpu.itb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.itb.walker
+
+[system.cpu.itb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[2]
+
+[system.cpu.l2cache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tags=system.cpu.l2cache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
+
+[system.cpu.l2cache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=2097152
+
+[system.cpu.toL2Bus]
+type=CoherentBus
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=32
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port system.cpu.istage2_mmu.stage2_tlb.walker.port system.cpu.dstage2_mmu.stage2_tlb.walker.port
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=bzip2 input.source 1
+cwd=build/ARM/tests/opt/long/se/60.bzip2/arm/linux/minor-timing
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/arm/projectscratch/pd/sysrandd/dist/cpu2000/binaries/arm/linux/bzip2
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.membus]
+type=CoherentBus
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=8
+master=system.physmem.port
+slave=system.system_port system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=DRAMCtrl
+activation_limit=4
+addr_mapping=RoRaBaChCo
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+devices_per_rank=8
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=0:134217727
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCL=13750
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=300000
+tRP=13750
+tRRD=6250
+tWTR=7500
+tXAW=40000
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[0]
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
--- /dev/null
+warn: Sockets disabled, not accepting gdb connections
+warn: CP14 unimplemented crn[8], opc1[2], crm[9], opc2[4]
--- /dev/null
+Redirecting stdout to build/ARM/tests/opt/long/se/60.bzip2/arm/linux/minor-timing/simout
+Redirecting stderr to build/ARM/tests/opt/long/se/60.bzip2/arm/linux/minor-timing/simerr
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled May 7 2014 10:57:46
+gem5 started May 7 2014 11:11:49
+gem5 executing on cz3211bhr8
+command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/60.bzip2/arm/linux/minor-timing -re tests/run.py build/ARM/tests/opt/long/se/60.bzip2/arm/linux/minor-timing
+Global frequency set at 1000000000000 ticks per second
+ 0: system.cpu.isa: ISA system set to: 0 0x1f2b7940
+info: Entering event queue @ 0. Starting simulation...
+spec_init
+Loading Input Data
+Input data 1048576 bytes in length
+Compressing Input Data, level 7
+info: Increasing stack size by one page.
+info: Increasing stack size by one page.
+info: Increasing stack size by one page.
+Compressed data 198546 bytes in length
+Uncompressing Data
+Uncompressed data 1048576 bytes in length
+Uncompressed data compared correctly
+Compressing Input Data, level 9
+Compressed data 198677 bytes in length
+Uncompressing Data
+Uncompressed data 1048576 bytes in length
+Uncompressed data compared correctly
+Tested 1MB buffer: OK!
+Exiting @ tick 1135900642500 because target called exit()
--- /dev/null
+
+---------- Begin Simulation Statistics ----------
+final_tick 1134079016500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate 227824 # Simulator instruction rate (inst/s)
+host_mem_usage 293824 # Number of bytes of host memory used
+host_op_rate 254155 # Simulator op (including micro ops) rate (op/s)
+host_seconds 6779.62 # Real time elapsed on the host
+host_tick_rate 167277674 # Simulator tick rate (ticks/s)
+sim_freq 1000000000000 # Frequency of simulated ticks
+sim_insts 1544563087 # Number of instructions simulated
+sim_ops 1723073900 # Number of ops (including micro ops) simulated
+sim_seconds 1.134079 # Number of seconds simulated
+sim_ticks 1134079016500 # Number of ticks simulated
+system.clk_domain.clock 1000 # Clock period in ticks
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 87.938151 # BTB Hit Percentage
+system.cpu.branchPred.BTBHits 122192107 # Number of BTB hits
+system.cpu.branchPred.BTBLookups 138952327 # Number of BTB lookups
+system.cpu.branchPred.RASInCorrect 15 # Number of incorrect RAS predictions.
+system.cpu.branchPred.condIncorrect 14597136 # Number of conditional branches incorrect
+system.cpu.branchPred.condPredicted 197361074 # Number of conditional branches predicted
+system.cpu.branchPred.lookups 250285818 # Number of BP lookups
+system.cpu.branchPred.usedRAS 13226889 # Number of times the RAS was used to get a target.
+system.cpu.committedInsts 1544563087 # Number of instructions committed
+system.cpu.committedOps 1723073900 # Number of ops (including micro ops) committed
+system.cpu.cpi 1.468479 # CPI: cycles per instruction
+system.cpu.dcache.LoadLockedReq_accesses::cpu.inst 61 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_accesses::total 61 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_hits::cpu.inst 61 # number of LoadLockedReq hits
+system.cpu.dcache.LoadLockedReq_hits::total 61 # number of LoadLockedReq hits
+system.cpu.dcache.ReadReq_accesses::cpu.inst 485955700 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 485955700 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 24973.063686 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 24973.063686 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 22917.493937 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22917.493937 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits::cpu.inst 478618690 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 478618690 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency::cpu.inst 183227617996 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 183227617996 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.015098 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.015098 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses::cpu.inst 7337010 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 7337010 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 222 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 222 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 168140794504 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 168140794504 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.015098 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.015098 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 7336788 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 7336788 # number of ReadReq MSHR misses
+system.cpu.dcache.StoreCondReq_accesses::cpu.inst 61 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_accesses::total 61 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_hits::cpu.inst 61 # number of StoreCondReq hits
+system.cpu.dcache.StoreCondReq_hits::total 61 # number of StoreCondReq hits
+system.cpu.dcache.WriteReq_accesses::cpu.inst 172586047 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 172586047 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 45215.138055 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 45215.138055 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 40855.687627 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40855.687627 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits::cpu.inst 170348428 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 170348428 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency::cpu.inst 101174252000 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 101174252000 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.012965 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.012965 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses::cpu.inst 2237619 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 2237619 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 346681 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 346681 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 77255572250 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 77255572250 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.010956 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.010956 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 1890938 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 1890938 # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.demand_accesses::cpu.inst 658541747 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 658541747 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency::cpu.inst 29703.696091 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 29703.696091 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 26593.373790 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 26593.373790 # average overall mshr miss latency
+system.cpu.dcache.demand_hits::cpu.inst 648967118 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 648967118 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency::cpu.inst 284401869996 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 284401869996 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate::cpu.inst 0.014539 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.014539 # miss rate for demand accesses
+system.cpu.dcache.demand_misses::cpu.inst 9574629 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 9574629 # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits::cpu.inst 346903 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 346903 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 245396366754 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 245396366754 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.014012 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.014012 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses::cpu.inst 9227726 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 9227726 # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.overall_accesses::cpu.inst 658541747 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 658541747 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency::cpu.inst 29703.696091 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 29703.696091 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 26593.373790 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 26593.373790 # average overall mshr miss latency
+system.cpu.dcache.overall_hits::cpu.inst 648967118 # number of overall hits
+system.cpu.dcache.overall_hits::total 648967118 # number of overall hits
+system.cpu.dcache.overall_miss_latency::cpu.inst 284401869996 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 284401869996 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate::cpu.inst 0.014539 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.014539 # miss rate for overall accesses
+system.cpu.dcache.overall_misses::cpu.inst 9574629 # number of overall misses
+system.cpu.dcache.overall_misses::total 9574629 # number of overall misses
+system.cpu.dcache.overall_mshr_hits::cpu.inst 346903 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 346903 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 245396366754 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 245396366754 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.014012 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.014012 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses::cpu.inst 9227726 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 9227726 # number of overall MSHR misses
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 257 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 1280 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 2489 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::3 70 # Occupied blocks per task id
+system.cpu.dcache.tags.avg_refs 70.327970 # Average number of references to valid blocks.
+system.cpu.dcache.tags.data_accesses 1326311464 # Number of data accesses
+system.cpu.dcache.tags.occ_blocks::cpu.inst 4085.294010 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.inst 0.997386 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.997386 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.replacements 9223630 # number of replacements
+system.cpu.dcache.tags.sampled_refs 9227726 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.tag_accesses 1326311464 # Number of tag accesses
+system.cpu.dcache.tags.tagsinuse 4085.294010 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 648967240 # Total number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 10338720250 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks::writebacks 3700800 # number of writebacks
+system.cpu.dcache.writebacks::total 3700800 # number of writebacks
+system.cpu.discardedOps 51251418 # Number of ops (including micro ops) which were discarded before commit
+system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.dtb.accesses 0 # DTB accesses
+system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dtb.hits 0 # DTB hits
+system.cpu.dtb.inst_accesses 0 # ITB inst accesses
+system.cpu.dtb.inst_hits 0 # ITB inst hits
+system.cpu.dtb.inst_misses 0 # ITB inst misses
+system.cpu.dtb.misses 0 # DTB misses
+system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.dtb.read_accesses 0 # DTB read accesses
+system.cpu.dtb.read_hits 0 # DTB read hits
+system.cpu.dtb.read_misses 0 # DTB read misses
+system.cpu.dtb.write_accesses 0 # DTB write accesses
+system.cpu.dtb.write_hits 0 # DTB write hits
+system.cpu.dtb.write_misses 0 # DTB write misses
+system.cpu.icache.ReadReq_accesses::cpu.inst 468616075 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 468616075 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 71218.824455 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 71218.824455 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 68823.548426 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68823.548426 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits::cpu.inst 468615249 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 468615249 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 58826749 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 58826749 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000002 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000002 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses::cpu.inst 826 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 826 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 56848251 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 56848251 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 826 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 826 # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.demand_accesses::cpu.inst 468616075 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 468616075 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 71218.824455 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 71218.824455 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 68823.548426 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 68823.548426 # average overall mshr miss latency
+system.cpu.icache.demand_hits::cpu.inst 468615249 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 468615249 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency::cpu.inst 58826749 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 58826749 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate::cpu.inst 0.000002 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000002 # miss rate for demand accesses
+system.cpu.icache.demand_misses::cpu.inst 826 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 826 # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 56848251 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 56848251 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses::cpu.inst 826 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 826 # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.icache.overall_accesses::cpu.inst 468616075 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 468616075 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 71218.824455 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 71218.824455 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 68823.548426 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 68823.548426 # average overall mshr miss latency
+system.cpu.icache.overall_hits::cpu.inst 468615249 # number of overall hits
+system.cpu.icache.overall_hits::total 468615249 # number of overall hits
+system.cpu.icache.overall_miss_latency::cpu.inst 58826749 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 58826749 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate::cpu.inst 0.000002 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000002 # miss rate for overall accesses
+system.cpu.icache.overall_misses::cpu.inst 826 # number of overall misses
+system.cpu.icache.overall_misses::total 826 # number of overall misses
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 56848251 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 56848251 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses::cpu.inst 826 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 826 # number of overall MSHR misses
+system.cpu.icache.tags.age_task_id_blocks_1024::0 32 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::2 5 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::4 760 # Occupied blocks per task id
+system.cpu.icache.tags.avg_refs 567330.809927 # Average number of references to valid blocks.
+system.cpu.icache.tags.data_accesses 937232976 # Number of data accesses
+system.cpu.icache.tags.occ_blocks::cpu.inst 667.306532 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.325833 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.325833 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 797 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.389160 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.replacements 29 # number of replacements
+system.cpu.icache.tags.sampled_refs 826 # Sample count of references to valid blocks.
+system.cpu.icache.tags.tag_accesses 937232976 # Number of tag accesses
+system.cpu.icache.tags.tagsinuse 667.306532 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 468615249 # Total number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.idleCycles 378561103 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.ipc 0.680977 # IPC: instructions per cycle
+system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.itb.accesses 0 # DTB accesses
+system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.itb.hits 0 # DTB hits
+system.cpu.itb.inst_accesses 0 # ITB inst accesses
+system.cpu.itb.inst_hits 0 # ITB inst hits
+system.cpu.itb.inst_misses 0 # ITB inst misses
+system.cpu.itb.misses 0 # DTB misses
+system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses::cpu.inst 1890938 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 1890938 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 80530.523230 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 80530.523230 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 67904.363586 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 67904.363586 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits::cpu.inst 1090908 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_hits::total 1090908 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 64426834500 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 64426834500 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.423086 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.423086 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses::cpu.inst 800030 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 800030 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 54325528000 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 54325528000 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.423086 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.423086 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 800030 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 800030 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 7337614 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 7337614 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 79650.729800 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 79650.729800 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 67079.515524 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 67079.515524 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits::cpu.inst 6081653 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 6081653 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 100038210250 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 100038210250 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.171167 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.171167 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 1255961 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 1255961 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 5 # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_hits::total 5 # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 84248920000 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 84248920000 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.171167 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.171167 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 1255956 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 1255956 # number of ReadReq MSHR misses
+system.cpu.l2cache.Writeback_accesses::writebacks 3700800 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::total 3700800 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits::writebacks 3700800 # number of Writeback hits
+system.cpu.l2cache.Writeback_hits::total 3700800 # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.demand_accesses::cpu.inst 9228552 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 9228552 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79993.076210 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 79993.076210 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67400.482299 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67400.482299 # average overall mshr miss latency
+system.cpu.l2cache.demand_hits::cpu.inst 7172561 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 7172561 # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency::cpu.inst 164465044750 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 164465044750 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.222786 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.222786 # miss rate for demand accesses
+system.cpu.l2cache.demand_misses::cpu.inst 2055991 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 2055991 # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_hits::cpu.inst 5 # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_hits::total 5 # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 138574448000 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 138574448000 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.222785 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.222785 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 2055986 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 2055986 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.overall_accesses::cpu.inst 9228552 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 9228552 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79993.076210 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 79993.076210 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67400.482299 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67400.482299 # average overall mshr miss latency
+system.cpu.l2cache.overall_hits::cpu.inst 7172561 # number of overall hits
+system.cpu.l2cache.overall_hits::total 7172561 # number of overall hits
+system.cpu.l2cache.overall_miss_latency::cpu.inst 164465044750 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 164465044750 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.222786 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.222786 # miss rate for overall accesses
+system.cpu.l2cache.overall_misses::cpu.inst 2055991 # number of overall misses
+system.cpu.l2cache.overall_misses::total 2055991 # number of overall misses
+system.cpu.l2cache.overall_mshr_hits::cpu.inst 5 # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_hits::total 5 # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 138574448000 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 138574448000 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.222785 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.222785 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 2055986 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 2055986 # number of overall MSHR misses
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 92 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 31 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1208 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::3 12891 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 15554 # Occupied blocks per task id
+system.cpu.l2cache.tags.avg_refs 4.376215 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.data_accesses 107378812 # Number of data accesses
+system.cpu.l2cache.tags.occ_blocks::writebacks 14921.737919 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 16303.939645 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::writebacks 0.455375 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.497557 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.952932 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 29776 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.908691 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.replacements 2023282 # number of replacements
+system.cpu.l2cache.tags.sampled_refs 2053058 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.tag_accesses 107378812 # Number of tag accesses
+system.cpu.l2cache.tags.tagsinuse 31225.677564 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 8984623 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 62285743250 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks::writebacks 1046478 # number of writebacks
+system.cpu.l2cache.writebacks::total 1046478 # number of writebacks
+system.cpu.numCycles 2268158033 # number of cpu cycles simulated
+system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.tickCycles 1889596930 # Number of cycles that the CPU actually ticked
+system.cpu.toL2Bus.data_through_bus 827478528 # Total data (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1652 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 22156252 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 22157904 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.reqLayer0.occupancy 10165476000 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 0.9 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 1402249 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 14183973746 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 1.3 # Layer utilization (%)
+system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.cpu.toL2Bus.throughput 729648037 # Throughput (bytes/s)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 52864 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 827425664 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 827478528 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.trans_dist::ReadReq 7337614 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 7337614 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback 3700800 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 1890938 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 1890938 # Transaction distribution
+system.cpu.workload.num_syscalls 46 # Number of system calls
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.membus.data_through_bus 198557696 # Total data (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5158450 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 5158450 # Packet count per connected master and slave (bytes)
+system.membus.reqLayer0.occupancy 12256366000 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 1.1 # Layer utilization (%)
+system.membus.respLayer1.occupancy 19378736500 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 1.7 # Layer utilization (%)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.membus.throughput 175082770 # Throughput (bytes/s)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 198557696 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 198557696 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadReq 1255956 # Transaction distribution
+system.membus.trans_dist::ReadResp 1255956 # Transaction distribution
+system.membus.trans_dist::Writeback 1046478 # Transaction distribution
+system.membus.trans_dist::ReadExReq 800030 # Transaction distribution
+system.membus.trans_dist::ReadExResp 800030 # Transaction distribution
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgGap 365541.37 # Average gap between requests
+system.physmem.avgMemAccLat 37274.24 # Average memory access latency per DRAM burst
+system.physmem.avgQLat 18524.24 # Average queueing delay per DRAM burst
+system.physmem.avgRdBW 115.95 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgRdBWSys 116.03 # Average system read bandwidth in MiByte/s
+system.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing
+system.physmem.avgWrBW 59.05 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgWrBWSys 59.06 # Average system write bandwidth in MiByte/s
+system.physmem.avgWrQLen 24.80 # Average write queue length when enqueuing
+system.physmem.busUtil 1.37 # Data bus utilization in percentage
+system.physmem.busUtilRead 0.91 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.46 # Data bus utilization in percentage for writes
+system.physmem.bw_inst_read::cpu.inst 44808 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 44808 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 116026399 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 116026399 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 59056372 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 116026399 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 175082770 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_write::writebacks 59056372 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 59056372 # Write bandwidth from this memory (bytes/s)
+system.physmem.bytesPerActivate::samples 1917061 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 103.528140 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 81.739842 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 125.452866 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 1492586 77.86% 77.86% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 305285 15.92% 93.78% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 52052 2.72% 96.50% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 21496 1.12% 97.62% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 13307 0.69% 98.31% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 7031 0.37% 98.68% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 5522 0.29% 98.97% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 4121 0.21% 99.18% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 15661 0.82% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 1917061 # Bytes accessed per row activation
+system.physmem.bytesReadDRAM 131498944 # Total number of bytes read from DRAM
+system.physmem.bytesReadSys 131583104 # Total read bytes from the system interface side
+system.physmem.bytesReadWrQ 84160 # Total number of bytes read from write queue
+system.physmem.bytesWritten 66972672 # Total number of bytes written to DRAM
+system.physmem.bytesWrittenSys 66974592 # Total written bytes from the system interface side
+system.physmem.bytes_inst_read::cpu.inst 50816 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 50816 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::cpu.inst 131583104 # Number of bytes read from this memory
+system.physmem.bytes_read::total 131583104 # Number of bytes read from this memory
+system.physmem.bytes_written::writebacks 66974592 # Number of bytes written to this memory
+system.physmem.bytes_written::total 66974592 # Number of bytes written to this memory
+system.physmem.memoryStateTime::IDLE 321867794250 # Time in different power states
+system.physmem.memoryStateTime::REF 37869260000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 774338779750 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
+system.physmem.num_reads::cpu.inst 2055986 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 2055986 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 1046478 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 1046478 # Number of write requests responded to by this memory
+system.physmem.pageHitRate 38.18 # Row buffer hit rate, read and write combined
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.perBankRdBursts::0 127958 # Per bank write bursts
+system.physmem.perBankRdBursts::1 125105 # Per bank write bursts
+system.physmem.perBankRdBursts::2 122165 # Per bank write bursts
+system.physmem.perBankRdBursts::3 124186 # Per bank write bursts
+system.physmem.perBankRdBursts::4 123280 # Per bank write bursts
+system.physmem.perBankRdBursts::5 123449 # Per bank write bursts
+system.physmem.perBankRdBursts::6 123880 # Per bank write bursts
+system.physmem.perBankRdBursts::7 124388 # Per bank write bursts
+system.physmem.perBankRdBursts::8 131994 # Per bank write bursts
+system.physmem.perBankRdBursts::9 133987 # Per bank write bursts
+system.physmem.perBankRdBursts::10 132463 # Per bank write bursts
+system.physmem.perBankRdBursts::11 133769 # Per bank write bursts
+system.physmem.perBankRdBursts::12 133910 # Per bank write bursts
+system.physmem.perBankRdBursts::13 133839 # Per bank write bursts
+system.physmem.perBankRdBursts::14 129945 # Per bank write bursts
+system.physmem.perBankRdBursts::15 130353 # Per bank write bursts
+system.physmem.perBankWrBursts::0 65810 # Per bank write bursts
+system.physmem.perBankWrBursts::1 64091 # Per bank write bursts
+system.physmem.perBankWrBursts::2 62337 # Per bank write bursts
+system.physmem.perBankWrBursts::3 62824 # Per bank write bursts
+system.physmem.perBankWrBursts::4 62831 # Per bank write bursts
+system.physmem.perBankWrBursts::5 62991 # Per bank write bursts
+system.physmem.perBankWrBursts::6 64303 # Per bank write bursts
+system.physmem.perBankWrBursts::7 65302 # Per bank write bursts
+system.physmem.perBankWrBursts::8 67082 # Per bank write bursts
+system.physmem.perBankWrBursts::9 67591 # Per bank write bursts
+system.physmem.perBankWrBursts::10 67285 # Per bank write bursts
+system.physmem.perBankWrBursts::11 67661 # Per bank write bursts
+system.physmem.perBankWrBursts::12 67090 # Per bank write bursts
+system.physmem.perBankWrBursts::13 67416 # Per bank write bursts
+system.physmem.perBankWrBursts::14 66182 # Per bank write bursts
+system.physmem.perBankWrBursts::15 65652 # Per bank write bursts
+system.physmem.rdPerTurnAround::samples 60782 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean 33.755668 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev 161.633297 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-1023 60741 99.93% 99.93% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::1024-2047 17 0.03% 99.96% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::2048-3071 11 0.02% 99.98% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::3072-4095 5 0.01% 99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::4096-5119 3 0.00% 99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::10240-11263 1 0.00% 99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::12288-13311 1 0.00% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::13312-14335 2 0.00% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::22528-23551 1 0.00% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total 60782 # Reads before turning the bus around for writes
+system.physmem.rdQLenPdf::0 1924013 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 130641 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 17 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.readBursts 2055986 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 0 # Read request sizes (log2)
+system.physmem.readPktSize::3 0 # Read request sizes (log2)
+system.physmem.readPktSize::4 0 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 2055986 # Read request sizes (log2)
+system.physmem.readReqs 2055986 # Number of read requests accepted
+system.physmem.readRowHitRate 37.77 # Row buffer hit rate for reads
+system.physmem.readRowHits 776076 # Number of row buffer hits during reads
+system.physmem.servicedByWrQ 1315 # Number of DRAM read bursts serviced by the write queue
+system.physmem.totBusLat 10273355000 # Total ticks spent in databus transfers
+system.physmem.totGap 1134078928500 # Total gap between requests
+system.physmem.totMemAccLat 76586290250 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totQLat 38061209000 # Total ticks spent queuing
+system.physmem.wrPerTurnAround::samples 60782 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean 17.216413 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean 17.182090 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev 1.086488 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16 25426 41.83% 41.83% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::17 1488 2.45% 44.28% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::18 29643 48.77% 93.05% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::19 3806 6.26% 99.31% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20 363 0.60% 99.91% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::21 50 0.08% 99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::22 4 0.01% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::23 1 0.00% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::27 1 0.00% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total 60782 # Writes before turning the bus around for reads
+system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 33627 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 35200 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 57222 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 60715 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 61437 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 61279 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 61254 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 61244 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 61236 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 61317 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 61255 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 61292 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 62303 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 61692 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 61407 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 62182 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 60930 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 60785 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 71 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 8 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 4 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
+system.physmem.writeBursts 1046478 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 0 # Write request sizes (log2)
+system.physmem.writePktSize::3 0 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 1046478 # Write request sizes (log2)
+system.physmem.writeReqs 1046478 # Number of write requests accepted
+system.physmem.writeRowHitRate 38.99 # Row buffer hit rate for writes
+system.physmem.writeRowHits 407972 # Number of row buffer hits during writes
+system.voltage_domain.voltage 1 # Voltage in Volts
+
+---------- End Simulation Statistics ----------
--- /dev/null
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
+boot_osflags=a
+cache_line_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+init_param=0
+kernel=
+load_addr_mask=1099511627775
+load_offset=0
+mem_mode=timing
+mem_ranges=
+memories=system.physmem
+num_work_ids=16
+readfile=
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=MinorCPU
+children=branchPred dcache dtb executeFuncUnits icache interrupts isa itb l2cache toL2Bus tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dtb=system.cpu.dtb
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+switched_out=false
+system=system
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=BranchPredictor
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+predType=tournament
+
+[system.cpu.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=262144
+system=system
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.slave[1]
+
+[system.cpu.dcache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=262144
+
+[system.cpu.dtb]
+type=AlphaTLB
+eventq_index=0
+size=64
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=131072
+system=system
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.icache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=131072
+
+[system.cpu.interrupts]
+type=AlphaInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=AlphaISA
+eventq_index=0
+system=system
+
+[system.cpu.itb]
+type=AlphaTLB
+eventq_index=0
+size=48
+
+[system.cpu.l2cache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tags=system.cpu.l2cache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
+
+[system.cpu.l2cache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=2097152
+
+[system.cpu.toL2Bus]
+type=CoherentBus
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=32
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=twolf smred
+cwd=build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/minor-timing
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/arm/projectscratch/pd/sysrandd/dist/cpu2000/binaries/alpha/tru64/twolf
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.membus]
+type=CoherentBus
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=8
+master=system.physmem.port
+slave=system.system_port system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=DRAMCtrl
+activation_limit=4
+addr_mapping=RoRaBaChCo
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+devices_per_rank=8
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=0:134217727
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCL=13750
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=300000
+tRP=13750
+tRRD=6250
+tWTR=7500
+tXAW=40000
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[0]
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
--- /dev/null
+warn: Sockets disabled, not accepting gdb connections
+warn: Prefetch instructions in Alpha do not do anything
+warn: Prefetch instructions in Alpha do not do anything
+warn: Prefetch instructions in Alpha do not do anything
+warn: ignoring syscall sigprocmask(18446744073709547831, 1, ...)
--- /dev/null
+Redirecting stdout to build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/minor-timing/simout
+Redirecting stderr to build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/minor-timing/simerr
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled May 7 2014 10:41:53
+gem5 started May 7 2014 15:05:33
+gem5 executing on cz3212c2d7
+command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/minor-timing -re tests/run.py build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/minor-timing
+Couldn't unlink build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/minor-timing/smred.sav
+Couldn't unlink build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/minor-timing/smred.sv2
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0. Starting simulation...
+info: Increasing stack size by one page.
+
+TimberWolfSC version:v4.3a date:Mon Jan 25 18:50:36 EST 1988
+Standard Cell Placement and Global Routing Program
+Authors: Carl Sechen, Bill Swartz
+ Yale University
+ 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
+ 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
+ 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45
+ 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60
+ 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75
+ 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90
+ 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105
+106 107 108 109 110 111 112 113 114 115 116 117 118 119 120
+122 123 124 Exiting @ tick 51810251500 because target called exit()
--- /dev/null
+
+---------- Begin Simulation Statistics ----------
+final_tick 51810521500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate 191326 # Simulator instruction rate (inst/s)
+host_mem_usage 251752 # Number of bytes of host memory used
+host_op_rate 191326 # Simulator op (including micro ops) rate (op/s)
+host_seconds 480.35 # Real time elapsed on the host
+host_tick_rate 107860315 # Simulator tick rate (ticks/s)
+sim_freq 1000000000000 # Frequency of simulated ticks
+sim_insts 91903089 # Number of instructions simulated
+sim_ops 91903089 # Number of ops (including micro ops) simulated
+sim_seconds 0.051811 # Number of seconds simulated
+sim_ticks 51810521500 # Number of ticks simulated
+system.clk_domain.clock 1000 # Clock period in ticks
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 79.960972 # BTB Hit Percentage
+system.cpu.branchPred.BTBHits 5346983 # Number of BTB hits
+system.cpu.branchPred.BTBLookups 6686991 # Number of BTB lookups
+system.cpu.branchPred.RASInCorrect 216 # Number of incorrect RAS predictions.
+system.cpu.branchPred.condIncorrect 788623 # Number of conditional branches incorrect
+system.cpu.branchPred.condPredicted 8172556 # Number of conditional branches predicted
+system.cpu.branchPred.lookups 11403069 # Number of BP lookups
+system.cpu.branchPred.usedRAS 1173096 # Number of times the RAS was used to get a target.
+system.cpu.committedInsts 91903089 # Number of instructions committed
+system.cpu.committedOps 91903089 # Number of ops (including micro ops) committed
+system.cpu.cpi 1.127503 # CPI: cycles per instruction
+system.cpu.dcache.ReadReq_accesses::cpu.inst 20044127 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 20044127 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 69928.365385 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 69928.365385 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 68014.432990 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68014.432990 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits::cpu.inst 20043607 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 20043607 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency::cpu.inst 36362750 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 36362750 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.000026 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.000026 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses::cpu.inst 520 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 520 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 35 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 35 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 32987000 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 32987000 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.000024 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000024 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 485 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 485 # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_accesses::cpu.inst 6501103 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 6501103 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 67476.975945 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 67476.975945 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 68165.329513 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68165.329513 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits::cpu.inst 6498193 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 6498193 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency::cpu.inst 196358000 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 196358000 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.000448 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.000448 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses::cpu.inst 2910 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 2910 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 1165 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 1165 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 118948500 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 118948500 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.000268 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000268 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 1745 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 1745 # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.demand_accesses::cpu.inst 26545230 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 26545230 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency::cpu.inst 67848.615160 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 67848.615160 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 68132.511211 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 68132.511211 # average overall mshr miss latency
+system.cpu.dcache.demand_hits::cpu.inst 26541800 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 26541800 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency::cpu.inst 232720750 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 232720750 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate::cpu.inst 0.000129 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.000129 # miss rate for demand accesses
+system.cpu.dcache.demand_misses::cpu.inst 3430 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 3430 # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits::cpu.inst 1200 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 1200 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 151935500 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 151935500 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.000084 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.000084 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses::cpu.inst 2230 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 2230 # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.overall_accesses::cpu.inst 26545230 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 26545230 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency::cpu.inst 67848.615160 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 67848.615160 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 68132.511211 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 68132.511211 # average overall mshr miss latency
+system.cpu.dcache.overall_hits::cpu.inst 26541800 # number of overall hits
+system.cpu.dcache.overall_hits::total 26541800 # number of overall hits
+system.cpu.dcache.overall_miss_latency::cpu.inst 232720750 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 232720750 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate::cpu.inst 0.000129 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.000129 # miss rate for overall accesses
+system.cpu.dcache.overall_misses::cpu.inst 3430 # number of overall misses
+system.cpu.dcache.overall_misses::total 3430 # number of overall misses
+system.cpu.dcache.overall_mshr_hits::cpu.inst 1200 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 1200 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 151935500 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 151935500 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.000084 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.000084 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses::cpu.inst 2230 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 2230 # number of overall MSHR misses
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 19 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 43 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 226 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::3 405 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::4 1380 # Occupied blocks per task id
+system.cpu.dcache.tags.avg_refs 11902.152466 # Average number of references to valid blocks.
+system.cpu.dcache.tags.data_accesses 53092690 # Number of data accesses
+system.cpu.dcache.tags.occ_blocks::cpu.inst 1448.584633 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.inst 0.353658 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.353658 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 2073 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 0.506104 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.replacements 157 # number of replacements
+system.cpu.dcache.tags.sampled_refs 2230 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.tag_accesses 53092690 # Number of tag accesses
+system.cpu.dcache.tags.tagsinuse 1448.584633 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 26541800 # Total number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks::writebacks 107 # number of writebacks
+system.cpu.dcache.writebacks::total 107 # number of writebacks
+system.cpu.discardedOps 2238069 # Number of ops (including micro ops) which were discarded before commit
+system.cpu.dtb.data_accesses 27017530 # DTB accesses
+system.cpu.dtb.data_acv 0 # DTB access violations
+system.cpu.dtb.data_hits 26970236 # DTB hits
+system.cpu.dtb.data_misses 47294 # DTB misses
+system.cpu.dtb.fetch_accesses 0 # ITB accesses
+system.cpu.dtb.fetch_acv 0 # ITB acv
+system.cpu.dtb.fetch_hits 0 # ITB hits
+system.cpu.dtb.fetch_misses 0 # ITB misses
+system.cpu.dtb.read_accesses 20437728 # DTB read accesses
+system.cpu.dtb.read_acv 0 # DTB read access violations
+system.cpu.dtb.read_hits 20390711 # DTB read hits
+system.cpu.dtb.read_misses 47017 # DTB read misses
+system.cpu.dtb.write_accesses 6579802 # DTB write accesses
+system.cpu.dtb.write_acv 0 # DTB write access violations
+system.cpu.dtb.write_hits 6579525 # DTB write hits
+system.cpu.dtb.write_misses 277 # DTB write misses
+system.cpu.icache.ReadReq_accesses::cpu.inst 22978908 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 22978908 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 24673.484027 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 24673.484027 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 22586.223937 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22586.223937 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits::cpu.inst 22963225 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 22963225 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 386954250 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 386954250 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000682 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000682 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses::cpu.inst 15683 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 15683 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 354219750 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 354219750 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000682 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000682 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 15683 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 15683 # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.demand_accesses::cpu.inst 22978908 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 22978908 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 24673.484027 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 24673.484027 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 22586.223937 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 22586.223937 # average overall mshr miss latency
+system.cpu.icache.demand_hits::cpu.inst 22963225 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 22963225 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency::cpu.inst 386954250 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 386954250 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate::cpu.inst 0.000682 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000682 # miss rate for demand accesses
+system.cpu.icache.demand_misses::cpu.inst 15683 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 15683 # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 354219750 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 354219750 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000682 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000682 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses::cpu.inst 15683 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 15683 # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.icache.overall_accesses::cpu.inst 22978908 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 22978908 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 24673.484027 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 24673.484027 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 22586.223937 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 22586.223937 # average overall mshr miss latency
+system.cpu.icache.overall_hits::cpu.inst 22963225 # number of overall hits
+system.cpu.icache.overall_hits::total 22963225 # number of overall hits
+system.cpu.icache.overall_miss_latency::cpu.inst 386954250 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 386954250 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate::cpu.inst 0.000682 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000682 # miss rate for overall accesses
+system.cpu.icache.overall_misses::cpu.inst 15683 # number of overall misses
+system.cpu.icache.overall_misses::total 15683 # number of overall misses
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 354219750 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 354219750 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000682 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000682 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses::cpu.inst 15683 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 15683 # number of overall MSHR misses
+system.cpu.icache.tags.age_task_id_blocks_1024::0 55 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 145 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::2 668 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::3 149 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::4 948 # Occupied blocks per task id
+system.cpu.icache.tags.avg_refs 1464.211248 # Average number of references to valid blocks.
+system.cpu.icache.tags.data_accesses 45973499 # Number of data accesses
+system.cpu.icache.tags.occ_blocks::cpu.inst 1641.514711 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.801521 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.801521 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 1965 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.959473 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.replacements 13718 # number of replacements
+system.cpu.icache.tags.sampled_refs 15683 # Sample count of references to valid blocks.
+system.cpu.icache.tags.tag_accesses 45973499 # Number of tag accesses
+system.cpu.icache.tags.tagsinuse 1641.514711 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 22963225 # Total number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.idleCycles 2226173 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.ipc 0.886915 # IPC: instructions per cycle
+system.cpu.itb.data_accesses 0 # DTB accesses
+system.cpu.itb.data_acv 0 # DTB access violations
+system.cpu.itb.data_hits 0 # DTB hits
+system.cpu.itb.data_misses 0 # DTB misses
+system.cpu.itb.fetch_accesses 22978996 # ITB accesses
+system.cpu.itb.fetch_acv 0 # ITB acv
+system.cpu.itb.fetch_hits 22978908 # ITB hits
+system.cpu.itb.fetch_misses 88 # ITB misses
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.read_acv 0 # DTB read access violations
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.write_acv 0 # DTB write access violations
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses::cpu.inst 1745 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 1745 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 68029.959279 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 68029.959279 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 55498.836533 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 55498.836533 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits::cpu.inst 26 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_hits::total 26 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 116943500 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 116943500 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.985100 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.985100 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses::cpu.inst 1719 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 1719 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 95402500 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 95402500 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.985100 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.985100 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 1719 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 1719 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 16168 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 16168 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 68200.931332 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 68200.931332 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 55638.518210 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 55638.518210 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits::cpu.inst 12571 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 12571 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 245318750 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 245318750 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.222476 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.222476 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 3597 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 3597 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 200131750 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 200131750 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.222476 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.222476 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3597 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 3597 # number of ReadReq MSHR misses
+system.cpu.l2cache.Writeback_accesses::writebacks 107 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::total 107 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits::writebacks 107 # number of Writeback hits
+system.cpu.l2cache.Writeback_hits::total 107 # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.demand_accesses::cpu.inst 17913 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 17913 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 68145.645222 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 68145.645222 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 55593.350263 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 55593.350263 # average overall mshr miss latency
+system.cpu.l2cache.demand_hits::cpu.inst 12597 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 12597 # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency::cpu.inst 362262250 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 362262250 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.296768 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.296768 # miss rate for demand accesses
+system.cpu.l2cache.demand_misses::cpu.inst 5316 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 5316 # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 295534250 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 295534250 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.296768 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.296768 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 5316 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 5316 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.overall_accesses::cpu.inst 17913 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 17913 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 68145.645222 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 68145.645222 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 55593.350263 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 55593.350263 # average overall mshr miss latency
+system.cpu.l2cache.overall_hits::cpu.inst 12597 # number of overall hits
+system.cpu.l2cache.overall_hits::total 12597 # number of overall hits
+system.cpu.l2cache.overall_miss_latency::cpu.inst 362262250 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 362262250 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.296768 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.296768 # miss rate for overall accesses
+system.cpu.l2cache.overall_misses::cpu.inst 5316 # number of overall misses
+system.cpu.l2cache.overall_misses::total 5316 # number of overall misses
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 295534250 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 295534250 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.296768 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.296768 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 5316 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 5316 # number of overall MSHR misses
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 66 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 143 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::2 767 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::3 181 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 2506 # Occupied blocks per task id
+system.cpu.l2cache.tags.avg_refs 3.435708 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.data_accesses 149568 # Number of data accesses
+system.cpu.l2cache.tags.occ_blocks::writebacks 17.784221 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 2462.008081 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::writebacks 0.000543 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.075135 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.075677 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 3663 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.111786 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.sampled_refs 3663 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.tag_accesses 149568 # Number of tag accesses
+system.cpu.l2cache.tags.tagsinuse 2479.792302 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 12585 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.numCycles 103621043 # number of cpu cycles simulated
+system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.tickCycles 101394870 # Number of cycles that the CPU actually ticked
+system.cpu.toL2Bus.data_through_bus 1153280 # Total data (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 31366 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4567 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 35933 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.reqLayer0.occupancy 9117000 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 24208750 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 3732500 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.cpu.toL2Bus.throughput 22259571 # Throughput (bytes/s)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1003712 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 149568 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 1153280 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.trans_dist::ReadReq 16168 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 16168 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback 107 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 1745 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 1745 # Transaction distribution
+system.cpu.workload.num_syscalls 389 # Number of system calls
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.membus.data_through_bus 340224 # Total data (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 10632 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 10632 # Packet count per connected master and slave (bytes)
+system.membus.reqLayer0.occupancy 6066000 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
+system.membus.respLayer1.occupancy 49708250 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 0.1 # Layer utilization (%)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.membus.throughput 6566697 # Throughput (bytes/s)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 340224 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 340224 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadReq 3597 # Transaction distribution
+system.membus.trans_dist::ReadResp 3597 # Transaction distribution
+system.membus.trans_dist::ReadExReq 1719 # Transaction distribution
+system.membus.trans_dist::ReadExResp 1719 # Transaction distribution
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgGap 9746132.43 # Average gap between requests
+system.physmem.avgMemAccLat 25349.60 # Average memory access latency per DRAM burst
+system.physmem.avgQLat 6599.60 # Average queueing delay per DRAM burst
+system.physmem.avgRdBW 6.57 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgRdBWSys 6.57 # Average system read bandwidth in MiByte/s
+system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing
+system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
+system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
+system.physmem.busUtil 0.05 # Data bus utilization in percentage
+system.physmem.busUtilRead 0.05 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
+system.physmem.bw_inst_read::cpu.inst 3909631 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 3909631 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 6566697 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 6566697 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 6566697 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 6566697 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytesPerActivate::samples 980 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 346.710204 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 212.810529 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 326.902824 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 318 32.45% 32.45% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 196 20.00% 52.45% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 101 10.31% 62.76% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 95 9.69% 72.45% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 76 7.76% 80.20% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 37 3.78% 83.98% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 22 2.24% 86.22% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 21 2.14% 88.37% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 114 11.63% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 980 # Bytes accessed per row activation
+system.physmem.bytesReadDRAM 340224 # Total number of bytes read from DRAM
+system.physmem.bytesReadSys 340224 # Total read bytes from the system interface side
+system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
+system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
+system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
+system.physmem.bytes_inst_read::cpu.inst 202560 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 202560 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::cpu.inst 340224 # Number of bytes read from this memory
+system.physmem.bytes_read::total 340224 # Number of bytes read from this memory
+system.physmem.memoryStateTime::IDLE 48729835000 # Time in different power states
+system.physmem.memoryStateTime::REF 1730040000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 1350106250 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
+system.physmem.num_reads::cpu.inst 5316 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 5316 # Number of read requests responded to by this memory
+system.physmem.pageHitRate 81.55 # Row buffer hit rate, read and write combined
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.perBankRdBursts::0 469 # Per bank write bursts
+system.physmem.perBankRdBursts::1 295 # Per bank write bursts
+system.physmem.perBankRdBursts::2 307 # Per bank write bursts
+system.physmem.perBankRdBursts::3 523 # Per bank write bursts
+system.physmem.perBankRdBursts::4 224 # Per bank write bursts
+system.physmem.perBankRdBursts::5 238 # Per bank write bursts
+system.physmem.perBankRdBursts::6 222 # Per bank write bursts
+system.physmem.perBankRdBursts::7 289 # Per bank write bursts
+system.physmem.perBankRdBursts::8 251 # Per bank write bursts
+system.physmem.perBankRdBursts::9 282 # Per bank write bursts
+system.physmem.perBankRdBursts::10 255 # Per bank write bursts
+system.physmem.perBankRdBursts::11 260 # Per bank write bursts
+system.physmem.perBankRdBursts::12 409 # Per bank write bursts
+system.physmem.perBankRdBursts::13 344 # Per bank write bursts
+system.physmem.perBankRdBursts::14 500 # Per bank write bursts
+system.physmem.perBankRdBursts::15 448 # Per bank write bursts
+system.physmem.perBankWrBursts::0 0 # Per bank write bursts
+system.physmem.perBankWrBursts::1 0 # Per bank write bursts
+system.physmem.perBankWrBursts::2 0 # Per bank write bursts
+system.physmem.perBankWrBursts::3 0 # Per bank write bursts
+system.physmem.perBankWrBursts::4 0 # Per bank write bursts
+system.physmem.perBankWrBursts::5 0 # Per bank write bursts
+system.physmem.perBankWrBursts::6 0 # Per bank write bursts
+system.physmem.perBankWrBursts::7 0 # Per bank write bursts
+system.physmem.perBankWrBursts::8 0 # Per bank write bursts
+system.physmem.perBankWrBursts::9 0 # Per bank write bursts
+system.physmem.perBankWrBursts::10 0 # Per bank write bursts
+system.physmem.perBankWrBursts::11 0 # Per bank write bursts
+system.physmem.perBankWrBursts::12 0 # Per bank write bursts
+system.physmem.perBankWrBursts::13 0 # Per bank write bursts
+system.physmem.perBankWrBursts::14 0 # Per bank write bursts
+system.physmem.perBankWrBursts::15 0 # Per bank write bursts
+system.physmem.rdQLenPdf::0 4911 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 388 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 17 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.readBursts 5316 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 0 # Read request sizes (log2)
+system.physmem.readPktSize::3 0 # Read request sizes (log2)
+system.physmem.readPktSize::4 0 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 5316 # Read request sizes (log2)
+system.physmem.readReqs 5316 # Number of read requests accepted
+system.physmem.readRowHitRate 81.55 # Row buffer hit rate for reads
+system.physmem.readRowHits 4335 # Number of row buffer hits during reads
+system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
+system.physmem.totBusLat 26580000 # Total ticks spent in databus transfers
+system.physmem.totGap 51810440000 # Total gap between requests
+system.physmem.totMemAccLat 134758500 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totQLat 35083500 # Total ticks spent queuing
+system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
+system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 0 # Write request sizes (log2)
+system.physmem.writePktSize::3 0 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 0 # Write request sizes (log2)
+system.physmem.writeReqs 0 # Number of write requests accepted
+system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
+system.physmem.writeRowHits 0 # Number of row buffer hits during writes
+system.voltage_domain.voltage 1 # Voltage in Volts
+
+---------- End Simulation Statistics ----------
--- /dev/null
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
+boot_osflags=a
+cache_line_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+init_param=0
+kernel=
+load_addr_mask=1099511627775
+load_offset=0
+mem_mode=timing
+mem_ranges=
+memories=system.physmem
+num_work_ids=16
+readfile=
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=MinorCPU
+children=branchPred dcache dstage2_mmu dtb executeFuncUnits icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dstage2_mmu=system.cpu.dstage2_mmu
+dtb=system.cpu.dtb
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+istage2_mmu=system.cpu.istage2_mmu
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+switched_out=false
+system=system
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=BranchPredictor
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+predType=tournament
+
+[system.cpu.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=262144
+system=system
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.slave[1]
+
+[system.cpu.dcache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=262144
+
+[system.cpu.dstage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb
+tlb=system.cpu.dtb
+
+[system.cpu.dstage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.dstage2_mmu.stage2_tlb.walker
+
+[system.cpu.dstage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[5]
+
+[system.cpu.dtb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.dtb.walker
+
+[system.cpu.dtb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[3]
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=131072
+system=system
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.icache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=131072
+
+[system.cpu.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=ArmISA
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=1052678
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=0
+id_aa64isar1_el1=0
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=0
+id_aa64pfr0_el1=17
+id_aa64pfr1_el1=0
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=0
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_pfr0=49
+id_pfr1=4113
+midr=1091551472
+system=system
+
+[system.cpu.istage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.istage2_mmu.stage2_tlb
+tlb=system.cpu.itb
+
+[system.cpu.istage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.istage2_mmu.stage2_tlb.walker
+
+[system.cpu.istage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[4]
+
+[system.cpu.itb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.itb.walker
+
+[system.cpu.itb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[2]
+
+[system.cpu.l2cache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tags=system.cpu.l2cache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
+
+[system.cpu.l2cache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=2097152
+
+[system.cpu.toL2Bus]
+type=CoherentBus
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=32
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port system.cpu.istage2_mmu.stage2_tlb.walker.port system.cpu.dstage2_mmu.stage2_tlb.walker.port
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=twolf smred
+cwd=build/ARM/tests/opt/long/se/70.twolf/arm/linux/minor-timing
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/arm/projectscratch/pd/sysrandd/dist/cpu2000/binaries/arm/linux/twolf
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.membus]
+type=CoherentBus
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=8
+master=system.physmem.port
+slave=system.system_port system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=DRAMCtrl
+activation_limit=4
+addr_mapping=RoRaBaChCo
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+devices_per_rank=8
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=0:134217727
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCL=13750
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=300000
+tRP=13750
+tRRD=6250
+tWTR=7500
+tXAW=40000
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[0]
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
--- /dev/null
+warn: Sockets disabled, not accepting gdb connections
--- /dev/null
+Redirecting stdout to build/ARM/tests/opt/long/se/70.twolf/arm/linux/minor-timing/simout
+Redirecting stderr to build/ARM/tests/opt/long/se/70.twolf/arm/linux/minor-timing/simerr
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled May 7 2014 10:57:46
+gem5 started May 7 2014 13:16:45
+gem5 executing on cz3211bhr8
+command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/70.twolf/arm/linux/minor-timing -re tests/run.py build/ARM/tests/opt/long/se/70.twolf/arm/linux/minor-timing
+Couldn't unlink build/ARM/tests/opt/long/se/70.twolf/arm/linux/minor-timing/smred.sav
+Couldn't unlink build/ARM/tests/opt/long/se/70.twolf/arm/linux/minor-timing/smred.sv2
+Global frequency set at 1000000000000 ticks per second
+ 0: system.cpu.isa: ISA system set to: 0 0x1c024750
+info: Entering event queue @ 0. Starting simulation...
+
+TimberWolfSC version:v4.3a date:Mon Jan 25 18:50:36 EST 1988
+Standard Cell Placement and Global Routing Program
+Authors: Carl Sechen, Bill Swartz
+ Yale University
+info: Increasing stack size by one page.
+ 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
+ 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
+ 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45
+ 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60
+ 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75
+ 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90
+ 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105
+106 107 108 109 110 111 112 113 114 115 116 117 118 119 120
+122 123 124 Exiting @ tick 133578736500 because target called exit()
--- /dev/null
+
+---------- Begin Simulation Statistics ----------
+final_tick 133576129500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate 174502 # Simulator instruction rate (inst/s)
+host_mem_usage 298144 # Number of bytes of host memory used
+host_op_rate 191062 # Simulator op (including micro ops) rate (op/s)
+host_seconds 987.48 # Real time elapsed on the host
+host_tick_rate 135269038 # Simulator tick rate (ticks/s)
+sim_freq 1000000000000 # Frequency of simulated ticks
+sim_insts 172317809 # Number of instructions simulated
+sim_ops 188671292 # Number of ops (including micro ops) simulated
+sim_seconds 0.133576 # Number of seconds simulated
+sim_ticks 133576129500 # Number of ticks simulated
+system.clk_domain.clock 1000 # Clock period in ticks
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 95.468318 # BTB Hit Percentage
+system.cpu.branchPred.BTBHits 23338838 # Number of BTB hits
+system.cpu.branchPred.BTBLookups 24446684 # Number of BTB lookups
+system.cpu.branchPred.RASInCorrect 1344 # Number of incorrect RAS predictions.
+system.cpu.branchPred.condIncorrect 5759272 # Number of conditional branches incorrect
+system.cpu.branchPred.condPredicted 40186958 # Number of conditional branches predicted
+system.cpu.branchPred.lookups 50197812 # Number of BP lookups
+system.cpu.branchPred.usedRAS 1870133 # Number of times the RAS was used to get a target.
+system.cpu.committedInsts 172317809 # Number of instructions committed
+system.cpu.committedOps 188671292 # Number of ops (including micro ops) committed
+system.cpu.cpi 1.550346 # CPI: cycles per instruction
+system.cpu.dcache.LoadLockedReq_accesses::cpu.inst 22407 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_accesses::total 22407 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_hits::cpu.inst 22407 # number of LoadLockedReq hits
+system.cpu.dcache.LoadLockedReq_hits::total 22407 # number of LoadLockedReq hits
+system.cpu.dcache.ReadReq_accesses::cpu.inst 30104490 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 30104490 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 68315.588308 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 68315.588308 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 66514.624478 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66514.624478 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits::cpu.inst 30103686 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 30103686 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency::cpu.inst 54925733 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 54925733 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.000027 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.000027 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses::cpu.inst 804 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 804 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 85 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 85 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 47824015 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 47824015 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.000024 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000024 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 719 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 719 # number of ReadReq MSHR misses
+system.cpu.dcache.StoreCondReq_accesses::cpu.inst 22407 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_accesses::total 22407 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_hits::cpu.inst 22407 # number of StoreCondReq hits
+system.cpu.dcache.StoreCondReq_hits::total 22407 # number of StoreCondReq hits
+system.cpu.dcache.WriteReq_accesses::cpu.inst 12364287 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 12364287 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 70061.205847 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 70061.205847 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 70028.942571 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70028.942571 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits::cpu.inst 12362645 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 12362645 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency::cpu.inst 115040500 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 115040500 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.000133 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.000133 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses::cpu.inst 1642 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 1642 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 545 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 545 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 76821750 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 76821750 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.000089 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000089 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 1097 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 1097 # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.demand_accesses::cpu.inst 42468777 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 42468777 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency::cpu.inst 69487.421504 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 69487.421504 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 68637.535793 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 68637.535793 # average overall mshr miss latency
+system.cpu.dcache.demand_hits::cpu.inst 42466331 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 42466331 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency::cpu.inst 169966233 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 169966233 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate::cpu.inst 0.000058 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.000058 # miss rate for demand accesses
+system.cpu.dcache.demand_misses::cpu.inst 2446 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 2446 # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits::cpu.inst 630 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 630 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 124645765 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 124645765 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.000043 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.000043 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses::cpu.inst 1816 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 1816 # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.overall_accesses::cpu.inst 42468777 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 42468777 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency::cpu.inst 69487.421504 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 69487.421504 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 68637.535793 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 68637.535793 # average overall mshr miss latency
+system.cpu.dcache.overall_hits::cpu.inst 42466331 # number of overall hits
+system.cpu.dcache.overall_hits::total 42466331 # number of overall hits
+system.cpu.dcache.overall_miss_latency::cpu.inst 169966233 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 169966233 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate::cpu.inst 0.000058 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.000058 # miss rate for overall accesses
+system.cpu.dcache.overall_misses::cpu.inst 2446 # number of overall misses
+system.cpu.dcache.overall_misses::total 2446 # number of overall misses
+system.cpu.dcache.overall_mshr_hits::cpu.inst 630 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 630 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 124645765 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 124645765 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.000043 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.000043 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses::cpu.inst 1816 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 1816 # number of overall MSHR misses
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 18 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 34 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 88 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::3 272 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::4 1362 # Occupied blocks per task id
+system.cpu.dcache.tags.avg_refs 23409.220815 # Average number of references to valid blocks.
+system.cpu.dcache.tags.data_accesses 85028998 # Number of data accesses
+system.cpu.dcache.tags.occ_blocks::cpu.inst 1381.804492 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.inst 0.337355 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.337355 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 1774 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 0.433105 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.replacements 42 # number of replacements
+system.cpu.dcache.tags.sampled_refs 1816 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.tag_accesses 85028998 # Number of tag accesses
+system.cpu.dcache.tags.tagsinuse 1381.804492 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 42511145 # Total number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks::writebacks 16 # number of writebacks
+system.cpu.dcache.writebacks::total 16 # number of writebacks
+system.cpu.discardedOps 12279677 # Number of ops (including micro ops) which were discarded before commit
+system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.dtb.accesses 0 # DTB accesses
+system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dtb.hits 0 # DTB hits
+system.cpu.dtb.inst_accesses 0 # ITB inst accesses
+system.cpu.dtb.inst_hits 0 # ITB inst hits
+system.cpu.dtb.inst_misses 0 # ITB inst misses
+system.cpu.dtb.misses 0 # DTB misses
+system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.dtb.read_accesses 0 # DTB read accesses
+system.cpu.dtb.read_hits 0 # DTB read hits
+system.cpu.dtb.read_misses 0 # DTB read misses
+system.cpu.dtb.write_accesses 0 # DTB write accesses
+system.cpu.dtb.write_hits 0 # DTB write hits
+system.cpu.dtb.write_misses 0 # DTB write misses
+system.cpu.icache.ReadReq_accesses::cpu.inst 71932968 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 71932968 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 39567.186956 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 39567.186956 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 37371.415126 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37371.415126 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits::cpu.inst 71928261 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 71928261 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 186242749 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 186242749 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000065 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000065 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses::cpu.inst 4707 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 4707 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 175907251 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 175907251 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000065 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000065 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 4707 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 4707 # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.demand_accesses::cpu.inst 71932968 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 71932968 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 39567.186956 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 39567.186956 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 37371.415126 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 37371.415126 # average overall mshr miss latency
+system.cpu.icache.demand_hits::cpu.inst 71928261 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 71928261 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency::cpu.inst 186242749 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 186242749 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate::cpu.inst 0.000065 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000065 # miss rate for demand accesses
+system.cpu.icache.demand_misses::cpu.inst 4707 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 4707 # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 175907251 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 175907251 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000065 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000065 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses::cpu.inst 4707 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 4707 # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.icache.overall_accesses::cpu.inst 71932968 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 71932968 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 39567.186956 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 39567.186956 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 37371.415126 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 37371.415126 # average overall mshr miss latency
+system.cpu.icache.overall_hits::cpu.inst 71928261 # number of overall hits
+system.cpu.icache.overall_hits::total 71928261 # number of overall hits
+system.cpu.icache.overall_miss_latency::cpu.inst 186242749 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 186242749 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate::cpu.inst 0.000065 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000065 # miss rate for overall accesses
+system.cpu.icache.overall_misses::cpu.inst 4707 # number of overall misses
+system.cpu.icache.overall_misses::total 4707 # number of overall misses
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 175907251 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 175907251 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000065 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000065 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses::cpu.inst 4707 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 4707 # number of overall MSHR misses
+system.cpu.icache.tags.age_task_id_blocks_1024::0 53 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 45 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::2 503 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::3 137 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::4 1065 # Occupied blocks per task id
+system.cpu.icache.tags.avg_refs 15284.373353 # Average number of references to valid blocks.
+system.cpu.icache.tags.data_accesses 143870642 # Number of data accesses
+system.cpu.icache.tags.occ_blocks::cpu.inst 1433.013825 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.699714 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.699714 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 1803 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.880371 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.replacements 2903 # number of replacements
+system.cpu.icache.tags.sampled_refs 4706 # Sample count of references to valid blocks.
+system.cpu.icache.tags.tag_accesses 143870642 # Number of tag accesses
+system.cpu.icache.tags.tagsinuse 1433.013825 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 71928261 # Total number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.idleCycles 6392324 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.ipc 0.645017 # IPC: instructions per cycle
+system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.itb.accesses 0 # DTB accesses
+system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.itb.hits 0 # DTB hits
+system.cpu.itb.inst_accesses 0 # ITB inst accesses
+system.cpu.itb.inst_hits 0 # ITB inst hits
+system.cpu.itb.inst_misses 0 # ITB inst misses
+system.cpu.itb.misses 0 # DTB misses
+system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses::cpu.inst 1097 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 1097 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 69461.202938 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 69461.202938 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 56942.378329 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 56942.378329 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits::cpu.inst 8 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_hits::total 8 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 75643250 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 75643250 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.992707 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.992707 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses::cpu.inst 1089 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 1089 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 62010250 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 62010250 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.992707 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.992707 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 1089 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 1089 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 5426 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 5426 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 68229.765708 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 68229.765708 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 55711.085327 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 55711.085327 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits::cpu.inst 2609 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 2609 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 192203250 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 192203250 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.519167 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.519167 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 2817 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 2817 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 16 # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_hits::total 16 # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 156046750 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 156046750 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.516218 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.516218 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2801 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 2801 # number of ReadReq MSHR misses
+system.cpu.l2cache.Writeback_accesses::writebacks 16 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::total 16 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits::writebacks 16 # number of Writeback hits
+system.cpu.l2cache.Writeback_hits::total 16 # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.demand_accesses::cpu.inst 6523 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 6523 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 68573.092678 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 68573.092678 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56055.784062 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 56055.784062 # average overall mshr miss latency
+system.cpu.l2cache.demand_hits::cpu.inst 2617 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 2617 # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency::cpu.inst 267846500 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 267846500 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.598804 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.598804 # miss rate for demand accesses
+system.cpu.l2cache.demand_misses::cpu.inst 3906 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 3906 # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_hits::cpu.inst 16 # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_hits::total 16 # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 218057000 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 218057000 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.596351 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.596351 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 3890 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 3890 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.overall_accesses::cpu.inst 6523 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 6523 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 68573.092678 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 68573.092678 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56055.784062 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 56055.784062 # average overall mshr miss latency
+system.cpu.l2cache.overall_hits::cpu.inst 2617 # number of overall hits
+system.cpu.l2cache.overall_hits::total 2617 # number of overall hits
+system.cpu.l2cache.overall_miss_latency::cpu.inst 267846500 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 267846500 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.598804 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.598804 # miss rate for overall accesses
+system.cpu.l2cache.overall_misses::cpu.inst 3906 # number of overall misses
+system.cpu.l2cache.overall_misses::total 3906 # number of overall misses
+system.cpu.l2cache.overall_mshr_hits::cpu.inst 16 # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_hits::total 16 # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 218057000 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 218057000 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.596351 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.596351 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 3890 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 3890 # number of overall MSHR misses
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 37 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 51 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::2 538 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::3 167 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 2015 # Occupied blocks per task id
+system.cpu.l2cache.tags.avg_refs 0.929487 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.data_accesses 56217 # Number of data accesses
+system.cpu.l2cache.tags.occ_blocks::writebacks 3.030772 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 2008.746792 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::writebacks 0.000092 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.061302 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.061395 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 2808 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.085693 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.sampled_refs 2808 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.tag_accesses 56217 # Number of tag accesses
+system.cpu.l2cache.tags.tagsinuse 2011.777563 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 2610 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.numCycles 267152259 # number of cpu cycles simulated
+system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.tickCycles 260759935 # Number of cycles that the CPU actually ticked
+system.cpu.toL2Bus.data_through_bus 418432 # Total data (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 9413 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3648 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 13061 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.reqLayer0.occupancy 3285500 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 7520749 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 3003735 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.cpu.toL2Bus.throughput 3132536 # Throughput (bytes/s)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 301184 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 117248 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 418432 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.trans_dist::ReadReq 5426 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 5425 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback 16 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 1097 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 1097 # Transaction distribution
+system.cpu.workload.num_syscalls 400 # Number of system calls
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.membus.data_through_bus 248896 # Total data (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 7778 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 7778 # Packet count per connected master and slave (bytes)
+system.membus.reqLayer0.occupancy 4560000 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
+system.membus.respLayer1.occupancy 36404000 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 0.0 # Layer utilization (%)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.membus.throughput 1863327 # Throughput (bytes/s)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 248896 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 248896 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadReq 2800 # Transaction distribution
+system.membus.trans_dist::ReadResp 2800 # Transaction distribution
+system.membus.trans_dist::ReadExReq 1089 # Transaction distribution
+system.membus.trans_dist::ReadExResp 1089 # Transaction distribution
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgGap 34347143.61 # Average gap between requests
+system.physmem.avgMemAccLat 25898.62 # Average memory access latency per DRAM burst
+system.physmem.avgQLat 7148.62 # Average queueing delay per DRAM burst
+system.physmem.avgRdBW 1.86 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgRdBWSys 1.86 # Average system read bandwidth in MiByte/s
+system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing
+system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
+system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
+system.physmem.busUtil 0.01 # Data bus utilization in percentage
+system.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
+system.physmem.bw_inst_read::cpu.inst 1042102 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 1042102 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 1863327 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 1863327 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 1863327 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 1863327 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytesPerActivate::samples 942 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 263.473461 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 171.306387 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 278.627261 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 286 30.36% 30.36% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 373 39.60% 69.96% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 81 8.60% 78.56% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 48 5.10% 83.65% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 26 2.76% 86.41% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 28 2.97% 89.38% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 20 2.12% 91.51% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 18 1.91% 93.42% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 62 6.58% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 942 # Bytes accessed per row activation
+system.physmem.bytesReadDRAM 248896 # Total number of bytes read from DRAM
+system.physmem.bytesReadSys 248896 # Total read bytes from the system interface side
+system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
+system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
+system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
+system.physmem.bytes_inst_read::cpu.inst 139200 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 139200 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::cpu.inst 248896 # Number of bytes read from this memory
+system.physmem.bytes_read::total 248896 # Number of bytes read from this memory
+system.physmem.memoryStateTime::IDLE 127581858000 # Time in different power states
+system.physmem.memoryStateTime::REF 4460300000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 1531687500 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
+system.physmem.num_reads::cpu.inst 3889 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 3889 # Number of read requests responded to by this memory
+system.physmem.pageHitRate 75.67 # Row buffer hit rate, read and write combined
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.perBankRdBursts::0 305 # Per bank write bursts
+system.physmem.perBankRdBursts::1 217 # Per bank write bursts
+system.physmem.perBankRdBursts::2 139 # Per bank write bursts
+system.physmem.perBankRdBursts::3 312 # Per bank write bursts
+system.physmem.perBankRdBursts::4 309 # Per bank write bursts
+system.physmem.perBankRdBursts::5 306 # Per bank write bursts
+system.physmem.perBankRdBursts::6 273 # Per bank write bursts
+system.physmem.perBankRdBursts::7 225 # Per bank write bursts
+system.physmem.perBankRdBursts::8 249 # Per bank write bursts
+system.physmem.perBankRdBursts::9 218 # Per bank write bursts
+system.physmem.perBankRdBursts::10 300 # Per bank write bursts
+system.physmem.perBankRdBursts::11 202 # Per bank write bursts
+system.physmem.perBankRdBursts::12 183 # Per bank write bursts
+system.physmem.perBankRdBursts::13 219 # Per bank write bursts
+system.physmem.perBankRdBursts::14 228 # Per bank write bursts
+system.physmem.perBankRdBursts::15 204 # Per bank write bursts
+system.physmem.perBankWrBursts::0 0 # Per bank write bursts
+system.physmem.perBankWrBursts::1 0 # Per bank write bursts
+system.physmem.perBankWrBursts::2 0 # Per bank write bursts
+system.physmem.perBankWrBursts::3 0 # Per bank write bursts
+system.physmem.perBankWrBursts::4 0 # Per bank write bursts
+system.physmem.perBankWrBursts::5 0 # Per bank write bursts
+system.physmem.perBankWrBursts::6 0 # Per bank write bursts
+system.physmem.perBankWrBursts::7 0 # Per bank write bursts
+system.physmem.perBankWrBursts::8 0 # Per bank write bursts
+system.physmem.perBankWrBursts::9 0 # Per bank write bursts
+system.physmem.perBankWrBursts::10 0 # Per bank write bursts
+system.physmem.perBankWrBursts::11 0 # Per bank write bursts
+system.physmem.perBankWrBursts::12 0 # Per bank write bursts
+system.physmem.perBankWrBursts::13 0 # Per bank write bursts
+system.physmem.perBankWrBursts::14 0 # Per bank write bursts
+system.physmem.perBankWrBursts::15 0 # Per bank write bursts
+system.physmem.rdQLenPdf::0 3640 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 237 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 12 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.readBursts 3889 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 0 # Read request sizes (log2)
+system.physmem.readPktSize::3 0 # Read request sizes (log2)
+system.physmem.readPktSize::4 0 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 3889 # Read request sizes (log2)
+system.physmem.readReqs 3889 # Number of read requests accepted
+system.physmem.readRowHitRate 75.67 # Row buffer hit rate for reads
+system.physmem.readRowHits 2943 # Number of row buffer hits during reads
+system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
+system.physmem.totBusLat 19445000 # Total ticks spent in databus transfers
+system.physmem.totGap 133576041500 # Total gap between requests
+system.physmem.totMemAccLat 100719750 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totQLat 27801000 # Total ticks spent queuing
+system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
+system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 0 # Write request sizes (log2)
+system.physmem.writePktSize::3 0 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 0 # Write request sizes (log2)
+system.physmem.writeReqs 0 # Number of write requests accepted
+system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
+system.physmem.writeRowHits 0 # Number of row buffer hits during writes
+system.voltage_domain.voltage 1 # Voltage in Volts
+
+---------- End Simulation Statistics ----------
--- /dev/null
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
+boot_osflags=a
+cache_line_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+init_param=0
+kernel=
+load_addr_mask=1099511627775
+load_offset=0
+mem_mode=timing
+mem_ranges=
+memories=system.physmem
+num_work_ids=16
+readfile=
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=MinorCPU
+children=branchPred dcache dtb executeFuncUnits icache interrupts isa itb l2cache toL2Bus tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dtb=system.cpu.dtb
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+switched_out=false
+system=system
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=BranchPredictor
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+predType=tournament
+
+[system.cpu.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=262144
+system=system
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.slave[1]
+
+[system.cpu.dcache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=262144
+
+[system.cpu.dtb]
+type=AlphaTLB
+eventq_index=0
+size=64
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=131072
+system=system
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.icache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=131072
+
+[system.cpu.interrupts]
+type=AlphaInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=AlphaISA
+eventq_index=0
+system=system
+
+[system.cpu.itb]
+type=AlphaTLB
+eventq_index=0
+size=48
+
+[system.cpu.l2cache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tags=system.cpu.l2cache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
+
+[system.cpu.l2cache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=2097152
+
+[system.cpu.toL2Bus]
+type=CoherentBus
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=32
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=hello
+cwd=
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/arm/projectscratch/pd/sysrandd/dist/test-progs/hello/bin/alpha/linux/hello
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.membus]
+type=CoherentBus
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=8
+master=system.physmem.port
+slave=system.system_port system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=DRAMCtrl
+activation_limit=4
+addr_mapping=RoRaBaChCo
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+devices_per_rank=8
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=0:134217727
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCL=13750
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=300000
+tRP=13750
+tRRD=6250
+tWTR=7500
+tXAW=40000
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[0]
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
--- /dev/null
+warn: Sockets disabled, not accepting gdb connections
--- /dev/null
+Redirecting stdout to build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/minor-timing/simout
+Redirecting stderr to build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/minor-timing/simerr
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled May 7 2014 10:41:53
+gem5 started May 7 2014 10:42:15
+gem5 executing on cz3212c2d7
+command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/minor-timing -re tests/run.py build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/minor-timing
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0. Starting simulation...
+info: Increasing stack size by one page.
+Hello world!
+Exiting @ tick 35190500 because target called exit()
--- /dev/null
+
+---------- Begin Simulation Statistics ----------
+final_tick 35015500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate 59280 # Simulator instruction rate (inst/s)
+host_mem_usage 248380 # Number of bytes of host memory used
+host_op_rate 59280 # Simulator op (including micro ops) rate (op/s)
+host_seconds 0.11 # Real time elapsed on the host
+host_tick_rate 324332505 # Simulator tick rate (ticks/s)
+sim_freq 1000000000000 # Frequency of simulated ticks
+sim_insts 6400 # Number of instructions simulated
+sim_ops 6400 # Number of ops (including micro ops) simulated
+sim_seconds 0.000035 # Number of seconds simulated
+sim_ticks 35015500 # Number of ticks simulated
+system.clk_domain.clock 1000 # Clock period in ticks
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 24.564797 # BTB Hit Percentage
+system.cpu.branchPred.BTBHits 381 # Number of BTB hits
+system.cpu.branchPred.BTBLookups 1551 # Number of BTB lookups
+system.cpu.branchPred.RASInCorrect 14 # Number of incorrect RAS predictions.
+system.cpu.branchPred.condIncorrect 368 # Number of conditional branches incorrect
+system.cpu.branchPred.condPredicted 1201 # Number of conditional branches predicted
+system.cpu.branchPred.lookups 1959 # Number of BP lookups
+system.cpu.branchPred.usedRAS 224 # Number of times the RAS was used to get a target.
+system.cpu.committedInsts 6400 # Number of instructions committed
+system.cpu.committedOps 6400 # Number of ops (including micro ops) committed
+system.cpu.cpi 10.942344 # CPI: cycles per instruction
+system.cpu.dcache.ReadReq_accesses::cpu.inst 1330 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 1330 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 78029.411765 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 78029.411765 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 76945.312500 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76945.312500 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits::cpu.inst 1228 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 1228 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency::cpu.inst 7959000 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 7959000 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.076692 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.076692 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses::cpu.inst 102 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 102 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 6 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 6 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 7386750 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 7386750 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.072180 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.072180 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 96 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 96 # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_accesses::cpu.inst 865 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 865 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 69500 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 69500 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 70147.260274 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70147.260274 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits::cpu.inst 740 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 740 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency::cpu.inst 8687500 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 8687500 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.144509 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.144509 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses::cpu.inst 125 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 125 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 52 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 52 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 5120750 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 5120750 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.084393 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084393 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 73 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 73 # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.demand_accesses::cpu.inst 2195 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 2195 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency::cpu.inst 73332.599119 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 73332.599119 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 74008.875740 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 74008.875740 # average overall mshr miss latency
+system.cpu.dcache.demand_hits::cpu.inst 1968 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 1968 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency::cpu.inst 16646500 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 16646500 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate::cpu.inst 0.103417 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.103417 # miss rate for demand accesses
+system.cpu.dcache.demand_misses::cpu.inst 227 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 227 # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits::cpu.inst 58 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 58 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 12507500 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 12507500 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.076993 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.076993 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses::cpu.inst 169 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 169 # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.overall_accesses::cpu.inst 2195 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 2195 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency::cpu.inst 73332.599119 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 73332.599119 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 74008.875740 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 74008.875740 # average overall mshr miss latency
+system.cpu.dcache.overall_hits::cpu.inst 1968 # number of overall hits
+system.cpu.dcache.overall_hits::total 1968 # number of overall hits
+system.cpu.dcache.overall_miss_latency::cpu.inst 16646500 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 16646500 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate::cpu.inst 0.103417 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.103417 # miss rate for overall accesses
+system.cpu.dcache.overall_misses::cpu.inst 227 # number of overall misses
+system.cpu.dcache.overall_misses::total 227 # number of overall misses
+system.cpu.dcache.overall_mshr_hits::cpu.inst 58 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 58 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 12507500 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 12507500 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.076993 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.076993 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses::cpu.inst 169 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 169 # number of overall MSHR misses
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 25 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 144 # Occupied blocks per task id
+system.cpu.dcache.tags.avg_refs 11.644970 # Average number of references to valid blocks.
+system.cpu.dcache.tags.data_accesses 4559 # Number of data accesses
+system.cpu.dcache.tags.occ_blocks::cpu.inst 103.870916 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.inst 0.025359 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.025359 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 169 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 0.041260 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.replacements 0 # number of replacements
+system.cpu.dcache.tags.sampled_refs 169 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.tag_accesses 4559 # Number of tag accesses
+system.cpu.dcache.tags.tagsinuse 103.870916 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 1968 # Total number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.discardedOps 1111 # Number of ops (including micro ops) which were discarded before commit
+system.cpu.dtb.data_accesses 2266 # DTB accesses
+system.cpu.dtb.data_acv 0 # DTB access violations
+system.cpu.dtb.data_hits 2252 # DTB hits
+system.cpu.dtb.data_misses 14 # DTB misses
+system.cpu.dtb.fetch_accesses 0 # ITB accesses
+system.cpu.dtb.fetch_acv 0 # ITB acv
+system.cpu.dtb.fetch_hits 0 # ITB hits
+system.cpu.dtb.fetch_misses 0 # ITB misses
+system.cpu.dtb.read_accesses 1379 # DTB read accesses
+system.cpu.dtb.read_acv 0 # DTB read access violations
+system.cpu.dtb.read_hits 1368 # DTB read hits
+system.cpu.dtb.read_misses 11 # DTB read misses
+system.cpu.dtb.write_accesses 887 # DTB write accesses
+system.cpu.dtb.write_acv 0 # DTB write access violations
+system.cpu.dtb.write_hits 884 # DTB write hits
+system.cpu.dtb.write_misses 3 # DTB write misses
+system.cpu.icache.ReadReq_accesses::cpu.inst 2630 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 2630 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 70238.356164 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 70238.356164 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 67805.479452 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67805.479452 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits::cpu.inst 2265 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 2265 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 25637000 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 25637000 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.138783 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.138783 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses::cpu.inst 365 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 365 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 24749000 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 24749000 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.138783 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.138783 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 365 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 365 # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.demand_accesses::cpu.inst 2630 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 2630 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 70238.356164 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 70238.356164 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 67805.479452 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 67805.479452 # average overall mshr miss latency
+system.cpu.icache.demand_hits::cpu.inst 2265 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 2265 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency::cpu.inst 25637000 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 25637000 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate::cpu.inst 0.138783 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.138783 # miss rate for demand accesses
+system.cpu.icache.demand_misses::cpu.inst 365 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 365 # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 24749000 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 24749000 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.138783 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.138783 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses::cpu.inst 365 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 365 # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.icache.overall_accesses::cpu.inst 2630 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 2630 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 70238.356164 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 70238.356164 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 67805.479452 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 67805.479452 # average overall mshr miss latency
+system.cpu.icache.overall_hits::cpu.inst 2265 # number of overall hits
+system.cpu.icache.overall_hits::total 2265 # number of overall hits
+system.cpu.icache.overall_miss_latency::cpu.inst 25637000 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 25637000 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate::cpu.inst 0.138783 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.138783 # miss rate for overall accesses
+system.cpu.icache.overall_misses::cpu.inst 365 # number of overall misses
+system.cpu.icache.overall_misses::total 365 # number of overall misses
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 24749000 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 24749000 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.138783 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.138783 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses::cpu.inst 365 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 365 # number of overall MSHR misses
+system.cpu.icache.tags.age_task_id_blocks_1024::0 117 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 248 # Occupied blocks per task id
+system.cpu.icache.tags.avg_refs 6.205479 # Average number of references to valid blocks.
+system.cpu.icache.tags.data_accesses 5625 # Number of data accesses
+system.cpu.icache.tags.occ_blocks::cpu.inst 175.902434 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.085890 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.085890 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 365 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.178223 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.replacements 0 # number of replacements
+system.cpu.icache.tags.sampled_refs 365 # Sample count of references to valid blocks.
+system.cpu.icache.tags.tag_accesses 5625 # Number of tag accesses
+system.cpu.icache.tags.tagsinuse 175.902434 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 2265 # Total number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.idleCycles 57521 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.ipc 0.091388 # IPC: instructions per cycle
+system.cpu.itb.data_accesses 0 # DTB accesses
+system.cpu.itb.data_acv 0 # DTB access violations
+system.cpu.itb.data_hits 0 # DTB hits
+system.cpu.itb.data_misses 0 # DTB misses
+system.cpu.itb.fetch_accesses 2647 # ITB accesses
+system.cpu.itb.fetch_acv 0 # ITB acv
+system.cpu.itb.fetch_hits 2630 # ITB hits
+system.cpu.itb.fetch_misses 17 # ITB misses
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.read_acv 0 # DTB read access violations
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.write_acv 0 # DTB write access violations
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses::cpu.inst 73 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 73 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 69126.712329 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 69126.712329 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 56544.520548 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 56544.520548 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 5046250 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 5046250 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 1 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses::cpu.inst 73 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 73 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 4127750 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4127750 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 73 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 73 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 461 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 461 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 68832.065217 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 68832.065217 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56304.891304 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 56304.891304 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits::cpu.inst 1 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 1 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 31662750 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 31662750 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.997831 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.997831 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 460 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 460 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 25900250 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 25900250 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.997831 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997831 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 460 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 460 # number of ReadReq MSHR misses
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.demand_accesses::cpu.inst 534 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 534 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 68872.420263 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 68872.420263 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56337.711069 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 56337.711069 # average overall mshr miss latency
+system.cpu.l2cache.demand_hits::cpu.inst 1 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 1 # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency::cpu.inst 36709000 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 36709000 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.998127 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.998127 # miss rate for demand accesses
+system.cpu.l2cache.demand_misses::cpu.inst 533 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 533 # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 30028000 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 30028000 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.998127 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.998127 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 533 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 533 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.overall_accesses::cpu.inst 534 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 534 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 68872.420263 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 68872.420263 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56337.711069 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 56337.711069 # average overall mshr miss latency
+system.cpu.l2cache.overall_hits::cpu.inst 1 # number of overall hits
+system.cpu.l2cache.overall_hits::total 1 # number of overall hits
+system.cpu.l2cache.overall_miss_latency::cpu.inst 36709000 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 36709000 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.998127 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.998127 # miss rate for overall accesses
+system.cpu.l2cache.overall_misses::cpu.inst 533 # number of overall misses
+system.cpu.l2cache.overall_misses::total 533 # number of overall misses
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 30028000 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 30028000 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.998127 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.998127 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 533 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 533 # number of overall MSHR misses
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 134 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 326 # Occupied blocks per task id
+system.cpu.l2cache.tags.avg_refs 0.002174 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.data_accesses 4805 # Number of data accesses
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 233.550813 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.007127 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.007127 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 460 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.014038 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.sampled_refs 460 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.tag_accesses 4805 # Number of tag accesses
+system.cpu.l2cache.tags.tagsinuse 233.550813 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 1 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.numCycles 70031 # number of cpu cycles simulated
+system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.tickCycles 12510 # Number of cycles that the CPU actually ticked
+system.cpu.toL2Bus.data_through_bus 34176 # Total data (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 730 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 338 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 1068 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.reqLayer0.occupancy 267000 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 0.8 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 626500 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 1.8 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 279000 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 0.8 # Layer utilization (%)
+system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.cpu.toL2Bus.throughput 976024903 # Throughput (bytes/s)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 23360 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 10816 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 34176 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.trans_dist::ReadReq 461 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 461 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 73 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 73 # Transaction distribution
+system.cpu.workload.num_syscalls 17 # Number of system calls
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.membus.data_through_bus 34112 # Total data (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1066 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 1066 # Packet count per connected master and slave (bytes)
+system.membus.reqLayer0.occupancy 617000 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 1.8 # Layer utilization (%)
+system.membus.respLayer1.occupancy 4977500 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 14.2 # Layer utilization (%)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.membus.throughput 974197141 # Throughput (bytes/s)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 34112 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 34112 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadReq 460 # Transaction distribution
+system.membus.trans_dist::ReadResp 460 # Transaction distribution
+system.membus.trans_dist::ReadExReq 73 # Transaction distribution
+system.membus.trans_dist::ReadExResp 73 # Transaction distribution
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgGap 65510.32 # Average gap between requests
+system.physmem.avgMemAccLat 25799.25 # Average memory access latency per DRAM burst
+system.physmem.avgQLat 7049.25 # Average queueing delay per DRAM burst
+system.physmem.avgRdBW 974.20 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgRdBWSys 974.20 # Average system read bandwidth in MiByte/s
+system.physmem.avgRdQLen 1.21 # Average read queue length when enqueuing
+system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
+system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
+system.physmem.busUtil 7.61 # Data bus utilization in percentage
+system.physmem.busUtilRead 7.61 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
+system.physmem.bw_inst_read::cpu.inst 665305365 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 665305365 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 974197141 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 974197141 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 974197141 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 974197141 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytesPerActivate::samples 89 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 369.617978 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 234.259007 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 335.584548 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 22 24.72% 24.72% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 23 25.84% 50.56% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 10 11.24% 61.80% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 8 8.99% 70.79% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 4 4.49% 75.28% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 6 6.74% 82.02% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 2 2.25% 84.27% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 4 4.49% 88.76% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 10 11.24% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 89 # Bytes accessed per row activation
+system.physmem.bytesReadDRAM 34112 # Total number of bytes read from DRAM
+system.physmem.bytesReadSys 34112 # Total read bytes from the system interface side
+system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
+system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
+system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
+system.physmem.bytes_inst_read::cpu.inst 23296 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 23296 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::cpu.inst 34112 # Number of bytes read from this memory
+system.physmem.bytes_read::total 34112 # Number of bytes read from this memory
+system.physmem.memoryStateTime::IDLE 15500 # Time in different power states
+system.physmem.memoryStateTime::REF 1040000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 30385500 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
+system.physmem.num_reads::cpu.inst 533 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 533 # Number of read requests responded to by this memory
+system.physmem.pageHitRate 81.80 # Row buffer hit rate, read and write combined
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.perBankRdBursts::0 73 # Per bank write bursts
+system.physmem.perBankRdBursts::1 39 # Per bank write bursts
+system.physmem.perBankRdBursts::2 36 # Per bank write bursts
+system.physmem.perBankRdBursts::3 54 # Per bank write bursts
+system.physmem.perBankRdBursts::4 45 # Per bank write bursts
+system.physmem.perBankRdBursts::5 21 # Per bank write bursts
+system.physmem.perBankRdBursts::6 1 # Per bank write bursts
+system.physmem.perBankRdBursts::7 5 # Per bank write bursts
+system.physmem.perBankRdBursts::8 0 # Per bank write bursts
+system.physmem.perBankRdBursts::9 1 # Per bank write bursts
+system.physmem.perBankRdBursts::10 22 # Per bank write bursts
+system.physmem.perBankRdBursts::11 29 # Per bank write bursts
+system.physmem.perBankRdBursts::12 19 # Per bank write bursts
+system.physmem.perBankRdBursts::13 127 # Per bank write bursts
+system.physmem.perBankRdBursts::14 47 # Per bank write bursts
+system.physmem.perBankRdBursts::15 14 # Per bank write bursts
+system.physmem.perBankWrBursts::0 0 # Per bank write bursts
+system.physmem.perBankWrBursts::1 0 # Per bank write bursts
+system.physmem.perBankWrBursts::2 0 # Per bank write bursts
+system.physmem.perBankWrBursts::3 0 # Per bank write bursts
+system.physmem.perBankWrBursts::4 0 # Per bank write bursts
+system.physmem.perBankWrBursts::5 0 # Per bank write bursts
+system.physmem.perBankWrBursts::6 0 # Per bank write bursts
+system.physmem.perBankWrBursts::7 0 # Per bank write bursts
+system.physmem.perBankWrBursts::8 0 # Per bank write bursts
+system.physmem.perBankWrBursts::9 0 # Per bank write bursts
+system.physmem.perBankWrBursts::10 0 # Per bank write bursts
+system.physmem.perBankWrBursts::11 0 # Per bank write bursts
+system.physmem.perBankWrBursts::12 0 # Per bank write bursts
+system.physmem.perBankWrBursts::13 0 # Per bank write bursts
+system.physmem.perBankWrBursts::14 0 # Per bank write bursts
+system.physmem.perBankWrBursts::15 0 # Per bank write bursts
+system.physmem.rdQLenPdf::0 440 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 88 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 5 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.readBursts 533 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 0 # Read request sizes (log2)
+system.physmem.readPktSize::3 0 # Read request sizes (log2)
+system.physmem.readPktSize::4 0 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 533 # Read request sizes (log2)
+system.physmem.readReqs 533 # Number of read requests accepted
+system.physmem.readRowHitRate 81.80 # Row buffer hit rate for reads
+system.physmem.readRowHits 436 # Number of row buffer hits during reads
+system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
+system.physmem.totBusLat 2665000 # Total ticks spent in databus transfers
+system.physmem.totGap 34917000 # Total gap between requests
+system.physmem.totMemAccLat 13751000 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totQLat 3757250 # Total ticks spent queuing
+system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
+system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 0 # Write request sizes (log2)
+system.physmem.writePktSize::3 0 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 0 # Write request sizes (log2)
+system.physmem.writeReqs 0 # Number of write requests accepted
+system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
+system.physmem.writeRowHits 0 # Number of row buffer hits during writes
+system.voltage_domain.voltage 1 # Voltage in Volts
+
+---------- End Simulation Statistics ----------
--- /dev/null
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
+boot_osflags=a
+cache_line_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+init_param=0
+kernel=
+load_addr_mask=1099511627775
+load_offset=0
+mem_mode=timing
+mem_ranges=
+memories=system.physmem
+num_work_ids=16
+readfile=
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=MinorCPU
+children=branchPred dcache dtb executeFuncUnits icache interrupts isa itb l2cache toL2Bus tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dtb=system.cpu.dtb
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+switched_out=false
+system=system
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=BranchPredictor
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+predType=tournament
+
+[system.cpu.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=262144
+system=system
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.slave[1]
+
+[system.cpu.dcache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=262144
+
+[system.cpu.dtb]
+type=AlphaTLB
+eventq_index=0
+size=64
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=131072
+system=system
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.icache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=131072
+
+[system.cpu.interrupts]
+type=AlphaInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=AlphaISA
+eventq_index=0
+system=system
+
+[system.cpu.itb]
+type=AlphaTLB
+eventq_index=0
+size=48
+
+[system.cpu.l2cache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tags=system.cpu.l2cache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
+
+[system.cpu.l2cache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=2097152
+
+[system.cpu.toL2Bus]
+type=CoherentBus
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=32
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=hello
+cwd=
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/arm/projectscratch/pd/sysrandd/dist/test-progs/hello/bin/alpha/tru64/hello
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.membus]
+type=CoherentBus
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=8
+master=system.physmem.port
+slave=system.system_port system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=DRAMCtrl
+activation_limit=4
+addr_mapping=RoRaBaChCo
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+devices_per_rank=8
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=0:134217727
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCL=13750
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=300000
+tRP=13750
+tRRD=6250
+tWTR=7500
+tXAW=40000
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[0]
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
--- /dev/null
+warn: Sockets disabled, not accepting gdb connections
+warn: ignoring syscall sigprocmask(18446744073709547831, 1, ...)
--- /dev/null
+Redirecting stdout to build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/minor-timing/simout
+Redirecting stderr to build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/minor-timing/simerr
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled May 7 2014 10:41:53
+gem5 started May 7 2014 15:04:23
+gem5 executing on cz3212c2d7
+command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/minor-timing -re tests/run.py build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/minor-timing
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0. Starting simulation...
+info: Increasing stack size by one page.
+Hello world!
+Exiting @ tick 18715000 because target called exit()
--- /dev/null
+
+---------- Begin Simulation Statistics ----------
+final_tick 18662000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate 42585 # Simulator instruction rate (inst/s)
+host_mem_usage 247072 # Number of bytes of host memory used
+host_op_rate 42585 # Simulator op (including micro ops) rate (op/s)
+host_seconds 0.06 # Real time elapsed on the host
+host_tick_rate 307435077 # Simulator tick rate (ticks/s)
+sim_freq 1000000000000 # Frequency of simulated ticks
+sim_insts 2585 # Number of instructions simulated
+sim_ops 2585 # Number of ops (including micro ops) simulated
+sim_seconds 0.000019 # Number of seconds simulated
+sim_ticks 18662000 # Number of ticks simulated
+system.clk_domain.clock 1000 # Clock period in ticks
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 10.394265 # BTB Hit Percentage
+system.cpu.branchPred.BTBHits 58 # Number of BTB hits
+system.cpu.branchPred.BTBLookups 558 # Number of BTB lookups
+system.cpu.branchPred.RASInCorrect 2 # Number of incorrect RAS predictions.
+system.cpu.branchPred.condIncorrect 168 # Number of conditional branches incorrect
+system.cpu.branchPred.condPredicted 393 # Number of conditional branches predicted
+system.cpu.branchPred.lookups 785 # Number of BP lookups
+system.cpu.branchPred.usedRAS 138 # Number of times the RAS was used to get a target.
+system.cpu.committedInsts 2585 # Number of instructions committed
+system.cpu.committedOps 2585 # Number of ops (including micro ops) committed
+system.cpu.cpi 14.438685 # CPI: cycles per instruction
+system.cpu.dcache.ReadReq_accesses::cpu.inst 497 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 497 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 75877.049180 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 75877.049180 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 74034.482759 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74034.482759 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits::cpu.inst 436 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 436 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency::cpu.inst 4628500 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 4628500 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.122736 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.122736 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses::cpu.inst 61 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 61 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 3 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 3 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 4294000 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 4294000 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.116700 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.116700 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 58 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 58 # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_accesses::cpu.inst 294 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 294 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 69872.093023 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 69872.093023 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 67768.518519 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67768.518519 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits::cpu.inst 251 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 251 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency::cpu.inst 3004500 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 3004500 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.146259 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.146259 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses::cpu.inst 43 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 43 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 16 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 16 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 1829750 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 1829750 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.091837 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.091837 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 27 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 27 # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.demand_accesses::cpu.inst 791 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 791 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency::cpu.inst 73394.230769 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 73394.230769 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 72044.117647 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 72044.117647 # average overall mshr miss latency
+system.cpu.dcache.demand_hits::cpu.inst 687 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 687 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency::cpu.inst 7633000 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 7633000 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate::cpu.inst 0.131479 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.131479 # miss rate for demand accesses
+system.cpu.dcache.demand_misses::cpu.inst 104 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 104 # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits::cpu.inst 19 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 19 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 6123750 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 6123750 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.107459 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.107459 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses::cpu.inst 85 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 85 # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.overall_accesses::cpu.inst 791 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 791 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency::cpu.inst 73394.230769 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 73394.230769 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 72044.117647 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 72044.117647 # average overall mshr miss latency
+system.cpu.dcache.overall_hits::cpu.inst 687 # number of overall hits
+system.cpu.dcache.overall_hits::total 687 # number of overall hits
+system.cpu.dcache.overall_miss_latency::cpu.inst 7633000 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 7633000 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate::cpu.inst 0.131479 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.131479 # miss rate for overall accesses
+system.cpu.dcache.overall_misses::cpu.inst 104 # number of overall misses
+system.cpu.dcache.overall_misses::total 104 # number of overall misses
+system.cpu.dcache.overall_mshr_hits::cpu.inst 19 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 19 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 6123750 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 6123750 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.107459 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.107459 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses::cpu.inst 85 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 85 # number of overall MSHR misses
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 35 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 50 # Occupied blocks per task id
+system.cpu.dcache.tags.avg_refs 8.082353 # Average number of references to valid blocks.
+system.cpu.dcache.tags.data_accesses 1667 # Number of data accesses
+system.cpu.dcache.tags.occ_blocks::cpu.inst 48.695278 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.inst 0.011888 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.011888 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 85 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 0.020752 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.replacements 0 # number of replacements
+system.cpu.dcache.tags.sampled_refs 85 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.tag_accesses 1667 # Number of tag accesses
+system.cpu.dcache.tags.tagsinuse 48.695278 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 687 # Total number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.discardedOps 631 # Number of ops (including micro ops) which were discarded before commit
+system.cpu.dtb.data_accesses 828 # DTB accesses
+system.cpu.dtb.data_acv 1 # DTB access violations
+system.cpu.dtb.data_hits 815 # DTB hits
+system.cpu.dtb.data_misses 13 # DTB misses
+system.cpu.dtb.fetch_accesses 0 # ITB accesses
+system.cpu.dtb.fetch_acv 0 # ITB acv
+system.cpu.dtb.fetch_hits 0 # ITB hits
+system.cpu.dtb.fetch_misses 0 # ITB misses
+system.cpu.dtb.read_accesses 515 # DTB read accesses
+system.cpu.dtb.read_acv 1 # DTB read access violations
+system.cpu.dtb.read_hits 508 # DTB read hits
+system.cpu.dtb.read_misses 7 # DTB read misses
+system.cpu.dtb.write_accesses 313 # DTB write accesses
+system.cpu.dtb.write_acv 0 # DTB write access violations
+system.cpu.dtb.write_hits 307 # DTB write hits
+system.cpu.dtb.write_misses 6 # DTB write misses
+system.cpu.icache.ReadReq_accesses::cpu.inst 962 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 962 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69306.053812 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 69306.053812 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 66882.286996 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66882.286996 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits::cpu.inst 739 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 739 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 15455250 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 15455250 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.231809 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.231809 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses::cpu.inst 223 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 223 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14914750 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 14914750 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.231809 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.231809 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 223 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 223 # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.demand_accesses::cpu.inst 962 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 962 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 69306.053812 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 69306.053812 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 66882.286996 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 66882.286996 # average overall mshr miss latency
+system.cpu.icache.demand_hits::cpu.inst 739 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 739 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency::cpu.inst 15455250 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 15455250 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate::cpu.inst 0.231809 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.231809 # miss rate for demand accesses
+system.cpu.icache.demand_misses::cpu.inst 223 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 223 # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14914750 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 14914750 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.231809 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.231809 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses::cpu.inst 223 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 223 # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.icache.overall_accesses::cpu.inst 962 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 962 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 69306.053812 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 69306.053812 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 66882.286996 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 66882.286996 # average overall mshr miss latency
+system.cpu.icache.overall_hits::cpu.inst 739 # number of overall hits
+system.cpu.icache.overall_hits::total 739 # number of overall hits
+system.cpu.icache.overall_miss_latency::cpu.inst 15455250 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 15455250 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate::cpu.inst 0.231809 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.231809 # miss rate for overall accesses
+system.cpu.icache.overall_misses::cpu.inst 223 # number of overall misses
+system.cpu.icache.overall_misses::total 223 # number of overall misses
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14914750 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 14914750 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.231809 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.231809 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses::cpu.inst 223 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 223 # number of overall MSHR misses
+system.cpu.icache.tags.age_task_id_blocks_1024::0 110 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 113 # Occupied blocks per task id
+system.cpu.icache.tags.avg_refs 3.313901 # Average number of references to valid blocks.
+system.cpu.icache.tags.data_accesses 2147 # Number of data accesses
+system.cpu.icache.tags.occ_blocks::cpu.inst 118.799156 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.058007 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.058007 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 223 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.108887 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.replacements 0 # number of replacements
+system.cpu.icache.tags.sampled_refs 223 # Sample count of references to valid blocks.
+system.cpu.icache.tags.tag_accesses 2147 # Number of tag accesses
+system.cpu.icache.tags.tagsinuse 118.799156 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 739 # Total number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.idleCycles 31983 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.ipc 0.069258 # IPC: instructions per cycle
+system.cpu.itb.data_accesses 0 # DTB accesses
+system.cpu.itb.data_acv 0 # DTB access violations
+system.cpu.itb.data_hits 0 # DTB hits
+system.cpu.itb.data_misses 0 # DTB misses
+system.cpu.itb.fetch_accesses 974 # ITB accesses
+system.cpu.itb.fetch_acv 0 # ITB acv
+system.cpu.itb.fetch_hits 962 # ITB hits
+system.cpu.itb.fetch_misses 12 # ITB misses
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.read_acv 0 # DTB read access violations
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.write_acv 0 # DTB write access violations
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses::cpu.inst 27 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 27 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 66750 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 66750 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 54490.740741 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 54490.740741 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 1802250 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 1802250 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 1 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses::cpu.inst 27 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 27 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 1471250 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1471250 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 27 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 27 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 281 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 281 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 67356.761566 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 67356.761566 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 54830.071174 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 54830.071174 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 18927250 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 18927250 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 281 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 281 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 15407250 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 15407250 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 281 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 281 # number of ReadReq MSHR misses
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.demand_accesses::cpu.inst 308 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 308 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 67303.571429 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 67303.571429 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 54800.324675 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 54800.324675 # average overall mshr miss latency
+system.cpu.l2cache.demand_miss_latency::cpu.inst 20729500 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 20729500 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 1 # miss rate for demand accesses
+system.cpu.l2cache.demand_misses::cpu.inst 308 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 308 # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 16878500 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 16878500 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 308 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 308 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.overall_accesses::cpu.inst 308 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 308 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 67303.571429 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 67303.571429 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 54800.324675 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 54800.324675 # average overall mshr miss latency
+system.cpu.l2cache.overall_miss_latency::cpu.inst 20729500 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 20729500 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 1 # miss rate for overall accesses
+system.cpu.l2cache.overall_misses::cpu.inst 308 # number of overall misses
+system.cpu.l2cache.overall_misses::total 308 # number of overall misses
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 16878500 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 16878500 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 308 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 308 # number of overall MSHR misses
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 142 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 139 # Occupied blocks per task id
+system.cpu.l2cache.tags.avg_refs 0 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.data_accesses 2772 # Number of data accesses
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 146.968700 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004485 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.004485 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 281 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.008575 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.sampled_refs 281 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.tag_accesses 2772 # Number of tag accesses
+system.cpu.l2cache.tags.tagsinuse 146.968700 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 0 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.numCycles 37324 # number of cpu cycles simulated
+system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.tickCycles 5341 # Number of cycles that the CPU actually ticked
+system.cpu.toL2Bus.data_through_bus 19712 # Total data (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 446 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 170 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 616 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.reqLayer0.occupancy 154000 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 0.8 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 381750 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 2.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 136250 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 0.7 # Layer utilization (%)
+system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.cpu.toL2Bus.throughput 1056264066 # Throughput (bytes/s)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 14272 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 5440 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 19712 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.trans_dist::ReadReq 281 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 281 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 27 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 27 # Transaction distribution
+system.cpu.workload.num_syscalls 4 # Number of system calls
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.membus.data_through_bus 19712 # Total data (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 616 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 616 # Packet count per connected master and slave (bytes)
+system.membus.reqLayer0.occupancy 362500 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 1.9 # Layer utilization (%)
+system.membus.respLayer1.occupancy 2871000 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 15.4 # Layer utilization (%)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.membus.throughput 1056264066 # Throughput (bytes/s)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 19712 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 19712 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadReq 281 # Transaction distribution
+system.membus.trans_dist::ReadResp 281 # Transaction distribution
+system.membus.trans_dist::ReadExReq 27 # Transaction distribution
+system.membus.trans_dist::ReadExResp 27 # Transaction distribution
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgGap 60324.68 # Average gap between requests
+system.physmem.avgMemAccLat 24109.58 # Average memory access latency per DRAM burst
+system.physmem.avgQLat 5359.58 # Average queueing delay per DRAM burst
+system.physmem.avgRdBW 1056.26 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgRdBWSys 1056.26 # Average system read bandwidth in MiByte/s
+system.physmem.avgRdQLen 1.25 # Average read queue length when enqueuing
+system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
+system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
+system.physmem.busUtil 8.25 # Data bus utilization in percentage
+system.physmem.busUtilRead 8.25 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
+system.physmem.bw_inst_read::cpu.inst 764762619 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 764762619 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 1056264066 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 1056264066 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 1056264066 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 1056264066 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytesPerActivate::samples 44 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 411.636364 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 270.438338 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 322.932860 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 11 25.00% 25.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 7 15.91% 40.91% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 4 9.09% 50.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 3 6.82% 56.82% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 6 13.64% 70.45% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 5 11.36% 81.82% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 3 6.82% 88.64% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 1 2.27% 90.91% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 4 9.09% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 44 # Bytes accessed per row activation
+system.physmem.bytesReadDRAM 19712 # Total number of bytes read from DRAM
+system.physmem.bytesReadSys 19712 # Total read bytes from the system interface side
+system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
+system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
+system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
+system.physmem.bytes_inst_read::cpu.inst 14272 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 14272 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::cpu.inst 19712 # Number of bytes read from this memory
+system.physmem.bytes_read::total 19712 # Number of bytes read from this memory
+system.physmem.memoryStateTime::IDLE 15500 # Time in different power states
+system.physmem.memoryStateTime::REF 520000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 15310750 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
+system.physmem.num_reads::cpu.inst 308 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 308 # Number of read requests responded to by this memory
+system.physmem.pageHitRate 83.12 # Row buffer hit rate, read and write combined
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.perBankRdBursts::0 0 # Per bank write bursts
+system.physmem.perBankRdBursts::1 1 # Per bank write bursts
+system.physmem.perBankRdBursts::2 3 # Per bank write bursts
+system.physmem.perBankRdBursts::3 24 # Per bank write bursts
+system.physmem.perBankRdBursts::4 21 # Per bank write bursts
+system.physmem.perBankRdBursts::5 0 # Per bank write bursts
+system.physmem.perBankRdBursts::6 27 # Per bank write bursts
+system.physmem.perBankRdBursts::7 47 # Per bank write bursts
+system.physmem.perBankRdBursts::8 68 # Per bank write bursts
+system.physmem.perBankRdBursts::9 2 # Per bank write bursts
+system.physmem.perBankRdBursts::10 15 # Per bank write bursts
+system.physmem.perBankRdBursts::11 14 # Per bank write bursts
+system.physmem.perBankRdBursts::12 18 # Per bank write bursts
+system.physmem.perBankRdBursts::13 52 # Per bank write bursts
+system.physmem.perBankRdBursts::14 15 # Per bank write bursts
+system.physmem.perBankRdBursts::15 1 # Per bank write bursts
+system.physmem.perBankWrBursts::0 0 # Per bank write bursts
+system.physmem.perBankWrBursts::1 0 # Per bank write bursts
+system.physmem.perBankWrBursts::2 0 # Per bank write bursts
+system.physmem.perBankWrBursts::3 0 # Per bank write bursts
+system.physmem.perBankWrBursts::4 0 # Per bank write bursts
+system.physmem.perBankWrBursts::5 0 # Per bank write bursts
+system.physmem.perBankWrBursts::6 0 # Per bank write bursts
+system.physmem.perBankWrBursts::7 0 # Per bank write bursts
+system.physmem.perBankWrBursts::8 0 # Per bank write bursts
+system.physmem.perBankWrBursts::9 0 # Per bank write bursts
+system.physmem.perBankWrBursts::10 0 # Per bank write bursts
+system.physmem.perBankWrBursts::11 0 # Per bank write bursts
+system.physmem.perBankWrBursts::12 0 # Per bank write bursts
+system.physmem.perBankWrBursts::13 0 # Per bank write bursts
+system.physmem.perBankWrBursts::14 0 # Per bank write bursts
+system.physmem.perBankWrBursts::15 0 # Per bank write bursts
+system.physmem.rdQLenPdf::0 242 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 63 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 3 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.readBursts 308 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 0 # Read request sizes (log2)
+system.physmem.readPktSize::3 0 # Read request sizes (log2)
+system.physmem.readPktSize::4 0 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 308 # Read request sizes (log2)
+system.physmem.readReqs 308 # Number of read requests accepted
+system.physmem.readRowHitRate 83.12 # Row buffer hit rate for reads
+system.physmem.readRowHits 256 # Number of row buffer hits during reads
+system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
+system.physmem.totBusLat 1540000 # Total ticks spent in databus transfers
+system.physmem.totGap 18580000 # Total gap between requests
+system.physmem.totMemAccLat 7425750 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totQLat 1650750 # Total ticks spent queuing
+system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
+system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 0 # Write request sizes (log2)
+system.physmem.writePktSize::3 0 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 0 # Write request sizes (log2)
+system.physmem.writeReqs 0 # Number of write requests accepted
+system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
+system.physmem.writeRowHits 0 # Number of row buffer hits during writes
+system.voltage_domain.voltage 1 # Voltage in Volts
+
+---------- End Simulation Statistics ----------
--- /dev/null
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
+boot_osflags=a
+cache_line_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+init_param=0
+kernel=
+load_addr_mask=1099511627775
+load_offset=0
+mem_mode=timing
+mem_ranges=
+memories=system.physmem
+num_work_ids=16
+readfile=
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=MinorCPU
+children=branchPred dcache dstage2_mmu dtb executeFuncUnits icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dstage2_mmu=system.cpu.dstage2_mmu
+dtb=system.cpu.dtb
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+istage2_mmu=system.cpu.istage2_mmu
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+switched_out=false
+system=system
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=BranchPredictor
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+predType=tournament
+
+[system.cpu.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=262144
+system=system
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.slave[1]
+
+[system.cpu.dcache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=262144
+
+[system.cpu.dstage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb
+tlb=system.cpu.dtb
+
+[system.cpu.dstage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.dstage2_mmu.stage2_tlb.walker
+
+[system.cpu.dstage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[5]
+
+[system.cpu.dtb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.dtb.walker
+
+[system.cpu.dtb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[3]
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=131072
+system=system
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.icache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=131072
+
+[system.cpu.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=ArmISA
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=1052678
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=0
+id_aa64isar1_el1=0
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=0
+id_aa64pfr0_el1=17
+id_aa64pfr1_el1=0
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=0
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_pfr0=49
+id_pfr1=4113
+midr=1091551472
+system=system
+
+[system.cpu.istage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.istage2_mmu.stage2_tlb
+tlb=system.cpu.itb
+
+[system.cpu.istage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.istage2_mmu.stage2_tlb.walker
+
+[system.cpu.istage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[4]
+
+[system.cpu.itb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.itb.walker
+
+[system.cpu.itb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[2]
+
+[system.cpu.l2cache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tags=system.cpu.l2cache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
+
+[system.cpu.l2cache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=2097152
+
+[system.cpu.toL2Bus]
+type=CoherentBus
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=32
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port system.cpu.istage2_mmu.stage2_tlb.walker.port system.cpu.dstage2_mmu.stage2_tlb.walker.port
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=hello
+cwd=
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/arm/projectscratch/pd/sysrandd/dist/test-progs/hello/bin/arm/linux/hello
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.membus]
+type=CoherentBus
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=8
+master=system.physmem.port
+slave=system.system_port system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=DRAMCtrl
+activation_limit=4
+addr_mapping=RoRaBaChCo
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+devices_per_rank=8
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=0:134217727
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCL=13750
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=300000
+tRP=13750
+tRRD=6250
+tWTR=7500
+tXAW=40000
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[0]
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
--- /dev/null
+warn: Sockets disabled, not accepting gdb connections
--- /dev/null
+Redirecting stdout to build/ARM/tests/opt/quick/se/00.hello/arm/linux/minor-timing/simout
+Redirecting stderr to build/ARM/tests/opt/quick/se/00.hello/arm/linux/minor-timing/simerr
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled May 7 2014 10:57:46
+gem5 started May 7 2014 13:43:16
+gem5 executing on cz3211bhr8
+command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/minor-timing -re tests/run.py build/ARM/tests/opt/quick/se/00.hello/arm/linux/minor-timing
+Global frequency set at 1000000000000 ticks per second
+ 0: system.cpu.isa: ISA system set to: 0 0x6c0c360
+info: Entering event queue @ 0. Starting simulation...
+Hello world!
+Exiting @ tick 28041000 because target called exit()
--- /dev/null
+
+---------- Begin Simulation Statistics ----------
+final_tick 27963000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate 75358 # Simulator instruction rate (inst/s)
+host_mem_usage 292860 # Number of bytes of host memory used
+host_op_rate 93985 # Simulator op (including micro ops) rate (op/s)
+host_seconds 0.06 # Real time elapsed on the host
+host_tick_rate 457698243 # Simulator tick rate (ticks/s)
+sim_freq 1000000000000 # Frequency of simulated ticks
+sim_insts 4604 # Number of instructions simulated
+sim_ops 5742 # Number of ops (including micro ops) simulated
+sim_seconds 0.000028 # Number of seconds simulated
+sim_ticks 27963000 # Number of ticks simulated
+system.clk_domain.clock 1000 # Clock period in ticks
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 21.219512 # BTB Hit Percentage
+system.cpu.branchPred.BTBHits 348 # Number of BTB hits
+system.cpu.branchPred.BTBLookups 1640 # Number of BTB lookups
+system.cpu.branchPred.RASInCorrect 16 # Number of incorrect RAS predictions.
+system.cpu.branchPred.condIncorrect 349 # Number of conditional branches incorrect
+system.cpu.branchPred.condPredicted 1370 # Number of conditional branches predicted
+system.cpu.branchPred.lookups 2005 # Number of BP lookups
+system.cpu.branchPred.usedRAS 202 # Number of times the RAS was used to get a target.
+system.cpu.committedInsts 4604 # Number of instructions committed
+system.cpu.committedOps 5742 # Number of ops (including micro ops) committed
+system.cpu.cpi 12.147263 # CPI: cycles per instruction
+system.cpu.dcache.LoadLockedReq_accesses::cpu.inst 11 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_accesses::total 11 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_hits::cpu.inst 11 # number of LoadLockedReq hits
+system.cpu.dcache.LoadLockedReq_hits::total 11 # number of LoadLockedReq hits
+system.cpu.dcache.ReadReq_accesses::cpu.inst 1318 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 1318 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 60367.304348 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 60367.304348 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 60667.563107 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60667.563107 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits::cpu.inst 1203 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 1203 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency::cpu.inst 6942240 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 6942240 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.087253 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.087253 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses::cpu.inst 115 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 115 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 12 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 12 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 6248759 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 6248759 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.078149 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.078149 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 103 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 103 # number of ReadReq MSHR misses
+system.cpu.dcache.StoreCondReq_accesses::cpu.inst 11 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_accesses::total 11 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_hits::cpu.inst 11 # number of StoreCondReq hits
+system.cpu.dcache.StoreCondReq_hits::total 11 # number of StoreCondReq hits
+system.cpu.dcache.WriteReq_accesses::cpu.inst 913 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 913 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 68664.179104 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 68664.179104 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 66843.023256 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66843.023256 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits::cpu.inst 846 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 846 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency::cpu.inst 4600500 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 4600500 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.073384 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.073384 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses::cpu.inst 67 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 67 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 24 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 24 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 2874250 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 2874250 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.047097 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.047097 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 43 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 43 # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.demand_accesses::cpu.inst 2231 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 2231 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency::cpu.inst 63421.648352 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 63421.648352 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 62486.363014 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 62486.363014 # average overall mshr miss latency
+system.cpu.dcache.demand_hits::cpu.inst 2049 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 2049 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency::cpu.inst 11542740 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 11542740 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate::cpu.inst 0.081578 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.081578 # miss rate for demand accesses
+system.cpu.dcache.demand_misses::cpu.inst 182 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 182 # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits::cpu.inst 36 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 36 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 9123009 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 9123009 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.065442 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.065442 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses::cpu.inst 146 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 146 # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.overall_accesses::cpu.inst 2231 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 2231 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency::cpu.inst 63421.648352 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 63421.648352 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 62486.363014 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 62486.363014 # average overall mshr miss latency
+system.cpu.dcache.overall_hits::cpu.inst 2049 # number of overall hits
+system.cpu.dcache.overall_hits::total 2049 # number of overall hits
+system.cpu.dcache.overall_miss_latency::cpu.inst 11542740 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 11542740 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate::cpu.inst 0.081578 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.081578 # miss rate for overall accesses
+system.cpu.dcache.overall_misses::cpu.inst 182 # number of overall misses
+system.cpu.dcache.overall_misses::total 182 # number of overall misses
+system.cpu.dcache.overall_mshr_hits::cpu.inst 36 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 36 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 9123009 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 9123009 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.065442 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.065442 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses::cpu.inst 146 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 146 # number of overall MSHR misses
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 38 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 108 # Occupied blocks per task id
+system.cpu.dcache.tags.avg_refs 14.184932 # Average number of references to valid blocks.
+system.cpu.dcache.tags.data_accesses 4652 # Number of data accesses
+system.cpu.dcache.tags.occ_blocks::cpu.inst 86.831207 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.inst 0.021199 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.021199 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 146 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 0.035645 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.replacements 0 # number of replacements
+system.cpu.dcache.tags.sampled_refs 146 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.tag_accesses 4652 # Number of tag accesses
+system.cpu.dcache.tags.tagsinuse 86.831207 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 2071 # Total number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.discardedOps 1297 # Number of ops (including micro ops) which were discarded before commit
+system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.dtb.accesses 0 # DTB accesses
+system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dtb.hits 0 # DTB hits
+system.cpu.dtb.inst_accesses 0 # ITB inst accesses
+system.cpu.dtb.inst_hits 0 # ITB inst hits
+system.cpu.dtb.inst_misses 0 # ITB inst misses
+system.cpu.dtb.misses 0 # DTB misses
+system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.dtb.read_accesses 0 # DTB read accesses
+system.cpu.dtb.read_hits 0 # DTB read hits
+system.cpu.dtb.read_misses 0 # DTB read misses
+system.cpu.dtb.write_accesses 0 # DTB write accesses
+system.cpu.dtb.write_hits 0 # DTB write hits
+system.cpu.dtb.write_misses 0 # DTB write misses
+system.cpu.icache.ReadReq_accesses::cpu.inst 2307 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 2307 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66806.250000 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 66806.250000 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 64396.875000 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64396.875000 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits::cpu.inst 1987 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 1987 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 21378000 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 21378000 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.138708 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.138708 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses::cpu.inst 320 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 320 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 20607000 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 20607000 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.138708 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.138708 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 320 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 320 # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.demand_accesses::cpu.inst 2307 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 2307 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 66806.250000 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 66806.250000 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 64396.875000 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 64396.875000 # average overall mshr miss latency
+system.cpu.icache.demand_hits::cpu.inst 1987 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 1987 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency::cpu.inst 21378000 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 21378000 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate::cpu.inst 0.138708 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.138708 # miss rate for demand accesses
+system.cpu.icache.demand_misses::cpu.inst 320 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 320 # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 20607000 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 20607000 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.138708 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.138708 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses::cpu.inst 320 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 320 # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.icache.overall_accesses::cpu.inst 2307 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 2307 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 66806.250000 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 66806.250000 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 64396.875000 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 64396.875000 # average overall mshr miss latency
+system.cpu.icache.overall_hits::cpu.inst 1987 # number of overall hits
+system.cpu.icache.overall_hits::total 1987 # number of overall hits
+system.cpu.icache.overall_miss_latency::cpu.inst 21378000 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 21378000 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate::cpu.inst 0.138708 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.138708 # miss rate for overall accesses
+system.cpu.icache.overall_misses::cpu.inst 320 # number of overall misses
+system.cpu.icache.overall_misses::total 320 # number of overall misses
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 20607000 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 20607000 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.138708 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.138708 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses::cpu.inst 320 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 320 # number of overall MSHR misses
+system.cpu.icache.tags.age_task_id_blocks_1024::0 114 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 203 # Occupied blocks per task id
+system.cpu.icache.tags.avg_refs 6.209375 # Average number of references to valid blocks.
+system.cpu.icache.tags.data_accesses 4934 # Number of data accesses
+system.cpu.icache.tags.occ_blocks::cpu.inst 161.718196 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.078964 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.078964 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 317 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.154785 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.replacements 3 # number of replacements
+system.cpu.icache.tags.sampled_refs 320 # Sample count of references to valid blocks.
+system.cpu.icache.tags.tag_accesses 4934 # Number of tag accesses
+system.cpu.icache.tags.tagsinuse 161.718196 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 1987 # Total number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.idleCycles 44980 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.ipc 0.082323 # IPC: instructions per cycle
+system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.itb.accesses 0 # DTB accesses
+system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.itb.hits 0 # DTB hits
+system.cpu.itb.inst_accesses 0 # ITB inst accesses
+system.cpu.itb.inst_hits 0 # ITB inst hits
+system.cpu.itb.inst_misses 0 # ITB inst misses
+system.cpu.itb.misses 0 # DTB misses
+system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses::cpu.inst 43 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 43 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 65831.395349 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 65831.395349 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 53308.139535 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 53308.139535 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 2830750 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 2830750 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 1 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses::cpu.inst 43 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 43 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 2292250 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2292250 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 43 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 43 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 423 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 423 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 67507.124352 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 67507.124352 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 55150.530504 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 55150.530504 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits::cpu.inst 37 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 37 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 26057750 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 26057750 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.912530 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.912530 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 386 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 386 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 9 # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_hits::total 9 # number of ReadReq MSHR hits
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 20791750 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 20791750 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.891253 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.891253 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 377 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 377 # number of ReadReq MSHR misses
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.demand_accesses::cpu.inst 466 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 466 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 67339.160839 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 67339.160839 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 54961.904762 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 54961.904762 # average overall mshr miss latency
+system.cpu.l2cache.demand_hits::cpu.inst 37 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 37 # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency::cpu.inst 28888500 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 28888500 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.920601 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.920601 # miss rate for demand accesses
+system.cpu.l2cache.demand_misses::cpu.inst 429 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 429 # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_hits::cpu.inst 9 # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_hits::total 9 # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 23084000 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 23084000 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.901288 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.901288 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 420 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 420 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.overall_accesses::cpu.inst 466 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 466 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 67339.160839 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 67339.160839 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 54961.904762 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 54961.904762 # average overall mshr miss latency
+system.cpu.l2cache.overall_hits::cpu.inst 37 # number of overall hits
+system.cpu.l2cache.overall_hits::total 37 # number of overall hits
+system.cpu.l2cache.overall_miss_latency::cpu.inst 28888500 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 28888500 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.920601 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.920601 # miss rate for overall accesses
+system.cpu.l2cache.overall_misses::cpu.inst 429 # number of overall misses
+system.cpu.l2cache.overall_misses::total 429 # number of overall misses
+system.cpu.l2cache.overall_mshr_hits::cpu.inst 9 # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_hits::total 9 # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 23084000 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 23084000 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.901288 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.901288 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 420 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 420 # number of overall MSHR misses
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 132 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 245 # Occupied blocks per task id
+system.cpu.l2cache.tags.avg_refs 0.098143 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.data_accesses 4148 # Number of data accesses
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 195.926239 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.005979 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.005979 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 377 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.011505 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.sampled_refs 377 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.tag_accesses 4148 # Number of tag accesses
+system.cpu.l2cache.tags.tagsinuse 195.926239 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 37 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.numCycles 55926 # number of cpu cycles simulated
+system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.tickCycles 10946 # Number of cycles that the CPU actually ticked
+system.cpu.toL2Bus.data_through_bus 29824 # Total data (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 640 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 292 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 932 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.reqLayer0.occupancy 233000 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 0.8 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 545500 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 2.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 234491 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 0.8 # Layer utilization (%)
+system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.cpu.toL2Bus.throughput 1066552230 # Throughput (bytes/s)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 20480 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9344 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 29824 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.trans_dist::ReadReq 423 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 423 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 43 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 43 # Transaction distribution
+system.cpu.workload.num_syscalls 13 # Number of system calls
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.membus.data_through_bus 26880 # Total data (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 840 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 840 # Packet count per connected master and slave (bytes)
+system.membus.reqLayer0.occupancy 485500 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 1.7 # Layer utilization (%)
+system.membus.respLayer1.occupancy 3923500 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 14.0 # Layer utilization (%)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.membus.throughput 961270250 # Throughput (bytes/s)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 26880 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 26880 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadReq 377 # Transaction distribution
+system.membus.trans_dist::ReadResp 377 # Transaction distribution
+system.membus.trans_dist::ReadExReq 43 # Transaction distribution
+system.membus.trans_dist::ReadExResp 43 # Transaction distribution
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgGap 66375.00 # Average gap between requests
+system.physmem.avgMemAccLat 24369.64 # Average memory access latency per DRAM burst
+system.physmem.avgQLat 5619.64 # Average queueing delay per DRAM burst
+system.physmem.avgRdBW 961.27 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgRdBWSys 961.27 # Average system read bandwidth in MiByte/s
+system.physmem.avgRdQLen 1.21 # Average read queue length when enqueuing
+system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
+system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
+system.physmem.busUtil 7.51 # Data bus utilization in percentage
+system.physmem.busUtilRead 7.51 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
+system.physmem.bw_inst_read::cpu.inst 695776562 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 695776562 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 961270250 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 961270250 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 961270250 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 961270250 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytesPerActivate::samples 65 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 389.907692 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 267.054058 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 328.238562 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 11 16.92% 16.92% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 17 26.15% 43.08% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 12 18.46% 61.54% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 7 10.77% 72.31% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 3 4.62% 76.92% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 2 3.08% 80.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 3 4.62% 84.62% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 10 15.38% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 65 # Bytes accessed per row activation
+system.physmem.bytesReadDRAM 26880 # Total number of bytes read from DRAM
+system.physmem.bytesReadSys 26880 # Total read bytes from the system interface side
+system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
+system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
+system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
+system.physmem.bytes_inst_read::cpu.inst 19456 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 19456 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::cpu.inst 26880 # Number of bytes read from this memory
+system.physmem.bytes_read::total 26880 # Number of bytes read from this memory
+system.physmem.memoryStateTime::IDLE 12000 # Time in different power states
+system.physmem.memoryStateTime::REF 780000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 22869500 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
+system.physmem.num_reads::cpu.inst 420 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 420 # Number of read requests responded to by this memory
+system.physmem.pageHitRate 82.62 # Row buffer hit rate, read and write combined
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.perBankRdBursts::0 91 # Per bank write bursts
+system.physmem.perBankRdBursts::1 51 # Per bank write bursts
+system.physmem.perBankRdBursts::2 20 # Per bank write bursts
+system.physmem.perBankRdBursts::3 42 # Per bank write bursts
+system.physmem.perBankRdBursts::4 22 # Per bank write bursts
+system.physmem.perBankRdBursts::5 41 # Per bank write bursts
+system.physmem.perBankRdBursts::6 36 # Per bank write bursts
+system.physmem.perBankRdBursts::7 12 # Per bank write bursts
+system.physmem.perBankRdBursts::8 6 # Per bank write bursts
+system.physmem.perBankRdBursts::9 6 # Per bank write bursts
+system.physmem.perBankRdBursts::10 27 # Per bank write bursts
+system.physmem.perBankRdBursts::11 42 # Per bank write bursts
+system.physmem.perBankRdBursts::12 9 # Per bank write bursts
+system.physmem.perBankRdBursts::13 8 # Per bank write bursts
+system.physmem.perBankRdBursts::14 0 # Per bank write bursts
+system.physmem.perBankRdBursts::15 7 # Per bank write bursts
+system.physmem.perBankWrBursts::0 0 # Per bank write bursts
+system.physmem.perBankWrBursts::1 0 # Per bank write bursts
+system.physmem.perBankWrBursts::2 0 # Per bank write bursts
+system.physmem.perBankWrBursts::3 0 # Per bank write bursts
+system.physmem.perBankWrBursts::4 0 # Per bank write bursts
+system.physmem.perBankWrBursts::5 0 # Per bank write bursts
+system.physmem.perBankWrBursts::6 0 # Per bank write bursts
+system.physmem.perBankWrBursts::7 0 # Per bank write bursts
+system.physmem.perBankWrBursts::8 0 # Per bank write bursts
+system.physmem.perBankWrBursts::9 0 # Per bank write bursts
+system.physmem.perBankWrBursts::10 0 # Per bank write bursts
+system.physmem.perBankWrBursts::11 0 # Per bank write bursts
+system.physmem.perBankWrBursts::12 0 # Per bank write bursts
+system.physmem.perBankWrBursts::13 0 # Per bank write bursts
+system.physmem.perBankWrBursts::14 0 # Per bank write bursts
+system.physmem.perBankWrBursts::15 0 # Per bank write bursts
+system.physmem.rdQLenPdf::0 347 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 65 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 8 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.readBursts 420 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 0 # Read request sizes (log2)
+system.physmem.readPktSize::3 0 # Read request sizes (log2)
+system.physmem.readPktSize::4 0 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 420 # Read request sizes (log2)
+system.physmem.readReqs 420 # Number of read requests accepted
+system.physmem.readRowHitRate 82.62 # Row buffer hit rate for reads
+system.physmem.readRowHits 347 # Number of row buffer hits during reads
+system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
+system.physmem.totBusLat 2100000 # Total ticks spent in databus transfers
+system.physmem.totGap 27877500 # Total gap between requests
+system.physmem.totMemAccLat 10235250 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totQLat 2360250 # Total ticks spent queuing
+system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
+system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 0 # Write request sizes (log2)
+system.physmem.writePktSize::3 0 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 0 # Write request sizes (log2)
+system.physmem.writeReqs 0 # Number of write requests accepted
+system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
+system.physmem.writeRowHits 0 # Number of row buffer hits during writes
+system.voltage_domain.voltage 1 # Voltage in Volts
+
+---------- End Simulation Statistics ----------