Use equiv_opt -async2sync for xilinx

diff --git a/tests/xilinx/latches.ys b/tests/xilinx/latches.ys
index ac1102896c0b40eb6ee940a6342849e088985bb7..bd1dffd212f84ea7a7f4b17a4c8875dda58cb291 100644 (file)
--- a/tests/xilinx/latches.ys
+++ b/tests/xilinx/latches.ys
@@ -2,9 +2,7 @@ read_verilog latches.v
 
 proc
 flatten
-equiv_opt -assert -run :prove -map +/xilinx/cells_sim.v synth_xilinx # equivalency check
-async2sync
-equiv_opt -assert -run prove: -map +/xilinx/cells_sim.v synth_xilinx # equivalency check
+equiv_opt -async2sync -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalency check
 
 design -load preopt
 synth_xilinx