projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
a777be3
)
Add params
author
Eddie Hung
<eddie@fpgeh.com>
Fri, 19 Jul 2019 04:02:49 +0000
(21:02 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Fri, 19 Jul 2019 04:02:49 +0000
(21:02 -0700)
techlibs/xilinx/dsp_map.v
patch
|
blob
|
history
diff --git
a/techlibs/xilinx/dsp_map.v
b/techlibs/xilinx/dsp_map.v
index 32f5709354becc777f42af82ae58cdf3a80e8534..3d7b09d69d6f7476eaffe37aaad822ac7d5f5baa 100644
(file)
--- a/
techlibs/xilinx/dsp_map.v
+++ b/
techlibs/xilinx/dsp_map.v
@@
-1,4
+1,10
@@
module \$__MUL25X18 (input signed [24:0] A, input signed [17:0] B, output signed [42:0] Y);
+ parameter A_SIGNED = 0;
+ parameter B_SIGNED = 0;
+ parameter A_WIDTH = 0;
+ parameter B_WIDTH = 0;
+ parameter Y_WIDTH = 0;
+
wire [47:0] P_48;
DSP48E1 #(
// Disable all registers