projects / litex.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 8a822b9)
litepcie: fix asciiart in make.py
authorFlorent Kermarrec <florent@enjoy-digital.fr>
Fri, 17 Apr 2015 12:10:32 +0000 (14:10 +0200)
committerFlorent Kermarrec <florent@enjoy-digital.fr>
Fri, 17 Apr 2015 12:10:32 +0000 (14:10 +0200)
misoclib/com/litepcie/example_designs/make.py patch | blob | history

diff --git a/misoclib/com/litepcie/example_designs/make.py b/misoclib/com/litepcie/example_designs/make.py
index d7f8ed304c391aaaa4f0035213721e623efe200a..1e15368df9469b3238929a2d17842e33c1982d69 100644 (file)
--- a/misoclib/com/litepcie/example_designs/make.py
+++ b/misoclib/com/litepcie/example_designs/make.py
@@ -93,10 +93,10 @@ if __name__ == "__main__":
             sys.exit(1)
 
     print("""
-         __   _ __      ______  __
-        / /  (_) /____ / __/ /_/ /
-       / /__/ / __/ -_) _// __/ _ \\
-      /____/_/\__/\__/___/\__/_//_/
+      __   _ __      ___  _________
+     / /  (_) /____ / _ \/ ___/  _/__
+    / /__/ / __/ -_) ___/ /___/ // -_)
+   /____/_/\__/\__/_/   \___/___/\__/
 
   A small footprint and configurable PCIe
           core powered by Migen