(no commit message)

diff --git a/openpower/sv/discussion.mdwn b/openpower/sv/discussion.mdwn
index 40883cbfe99b62ee3e3bd2f054dec8a9d5f93fa6..de29479fc11cfb3c8d1394a8f94540da41a51ac4 100644 (file)
--- a/openpower/sv/discussion.mdwn
+++ b/openpower/sv/discussion.mdwn
@@ -9,3 +9,22 @@ check-for-ASCII.
 
 I think this is it:
 https://arxiv.org/pdf/2010.03090.pdf
+
+# Book start
+
+Chapter 8. Simple-V Facility
+Section 8.1 Introduction: The Simple-V facility (abbreviated as SV) provides a way for a programmer to specify that an instruction, or a sequence of instructions, are to be repeatedly executed using successive register operands. It also provides controls to enable individual iterations to be skipped, to address larger sets of general and floating-point registers, to process registers as arrays of smaller elements, and to specify that arithmetic operations should generate saturated values in case of overflow. ...etc... {Describe the facility and what you can do with it at a mid to high level; don't include rationale for design decisions or warnings about possible alternative designs. Don't waste space inveighing against SIMD, etc.}
+
+Section 8.2 Simple-V Facility Registers
+8.2.1 Expanded GPR register set
+8.2.2 Expanded FPR register set
+8.3.3 Expanded CR register set
+8.3.4 Simple-V SPRs (SVSTATE, SVLR) {Description of SVSRR0 etc. would go in new sections in Book III}
+
+Section 8.3 Simple-V Instruction Encoding
+8.3.1 Introduction {Describe use of prefix instruction word, which instructions can be vectorized, etc}
+8.3.2 Simple-V prefix encoding details
+
+Section 8.4 Simple-V Execution Model
+
+Section 8.5 Simple-V Instruction Descriptions {setvl etc.}