projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
bbcbf73
)
Improved inout handling in equiv_make
author
Clifford Wolf
<clifford@clifford.at>
Wed, 21 Oct 2015 13:42:50 +0000
(15:42 +0200)
committer
Clifford Wolf
<clifford@clifford.at>
Wed, 21 Oct 2015 13:42:50 +0000
(15:42 +0200)
passes/equiv/equiv_make.cc
patch
|
blob
|
history
diff --git
a/passes/equiv/equiv_make.cc
b/passes/equiv/equiv_make.cc
index c001fdbfe3fd3daaf7e0f8165011198f1d1a754e..8b063c542565f9740147b1513236152d1835f88f 100644
(file)
--- a/
passes/equiv/equiv_make.cc
+++ b/
passes/equiv/equiv_make.cc
@@
-280,7
+280,7
@@
struct EquivMakeWorker
for (auto c : cells_list)
for (auto &conn : c->connections())
- if (
ct.cell_in
put(c->type, conn.first)) {
+ if (
!ct.cell_out
put(c->type, conn.first)) {
SigSpec old_sig = assign_map(conn.second);
SigSpec new_sig = rd_signal_map(old_sig);
if (old_sig != new_sig) {