projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
8b0ea8c
)
(no commit message)
author
lkcl
<lkcl@web>
Thu, 18 Aug 2022 09:00:21 +0000
(10:00 +0100)
committer
IkiWiki
<ikiwiki.info>
Thu, 18 Aug 2022 09:00:21 +0000
(10:00 +0100)
shakti/m_class/DDR.mdwn
patch
|
blob
|
history
diff --git
a/shakti/m_class/DDR.mdwn
b/shakti/m_class/DDR.mdwn
index 84fd205f6c86d9e36bcf6f7d91d039d20a2fe840..d1d21080626f22bfde469387461be8a9eed9075b 100644
(file)
--- a/
shakti/m_class/DDR.mdwn
+++ b/
shakti/m_class/DDR.mdwn
@@
-4,4
+4,6
@@
* <https://www.ohwr.org/projects/ddr3-sp6-core/wiki/wiki> - CERN DDR3 ctrl
* <https://www.linkedin.com/in/michael-taylor-32212816/> working on DDR3 IO Cells
* <https://github.com/waviousllc/wav-lpddr-hw>
+* <https://github.com/ZiyangYE/General-Slow-DDR3-Interface>
+* <https://github.com/ultraembedded/core_ddr3_controller>