projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
cca3cb5
)
Removed commented out debug code
author
Andrew Zonenberg
<azonenberg@drawersteak.com>
Fri, 11 Aug 2017 20:46:01 +0000
(13:46 -0700)
committer
Andrew Zonenberg
<azonenberg@drawersteak.com>
Mon, 14 Aug 2017 17:28:04 +0000
(10:28 -0700)
passes/opt/opt_rmports.cc
patch
|
blob
|
history
diff --git
a/passes/opt/opt_rmports.cc
b/passes/opt/opt_rmports.cc
index 2fd73fff2c9ff99cb0f2a6917ac8aa6676853418..6c80e2b7c4117a552095efe13b183ceb5f0fa87a 100644
(file)
--- a/
passes/opt/opt_rmports.cc
+++ b/
passes/opt/opt_rmports.cc
@@
-42,10
+42,6
@@
struct OptRmportsPass : public Pass {
virtual void execute(std::vector<std::string> /*args*/, RTLIL::Design *design)
{
log_header(design, "Executing OPT_RMPORTS pass (remove top level ports with no connections).\n");
-
- //vector<RTLIL::Module*> mods = design->modules();
- //for(auto mod : mods)
- // ProcessModule(mod);
ProcessModule(design->top_module());
}