projects / openpower-isa.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: a9f462e)
add "WRONG" sv.cmp in test_pysvp64dis.py
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 15 May 2023 20:47:18 +0000 (21:47 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 15 May 2023 20:47:18 +0000 (21:47 +0100)
src/openpower/sv/trans/test_pysvp64dis.py patch | blob | history

diff --git a/src/openpower/sv/trans/test_pysvp64dis.py b/src/openpower/sv/trans/test_pysvp64dis.py
index 2fa016429e4f6204fbfdc7d35e63b2ec1a4c9f75..56828cb481bfe788ea39f154bab000f0a512eda6 100644 (file)
--- a/src/openpower/sv/trans/test_pysvp64dis.py
+++ b/src/openpower/sv/trans/test_pysvp64dis.py
@@ -321,6 +321,7 @@ class SVSTATETestCase(unittest.TestCase):
                     "sv.cmp/ff=eq/m=r3/zz *4,1,*0,1",
                     "sv.cmp/ff=lt/m=r3/zz *4,1,*0,1",
                     "sv.cmp/ff=gt/m=r3/zz *4,1,*0,1",
+                    "sv.cmp/zz/ff=gt/m=r3 *4,1,*0,1", # WRONG
                         ]
         self._do_tst(expected)