projects / yosys.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 7136cee)
Do not sigmap keep bits inside write_xaiger
authorEddie Hung <eddie@fpgeh.com>
Mon, 25 Nov 2019 23:42:07 +0000 (15:42 -0800)
committerEddie Hung <eddie@fpgeh.com>
Wed, 27 Nov 2019 05:57:50 +0000 (21:57 -0800)
backends/aiger/xaiger.cc patch | blob | history

diff --git a/backends/aiger/xaiger.cc b/backends/aiger/xaiger.cc
index 85136118a9ab5c79f4f6bddc1884ecc553217afc..97fec9376b9b95ff3580b276895e14bd648d3a91 100644 (file)
--- a/backends/aiger/xaiger.cc
+++ b/backends/aiger/xaiger.cc
@@ -168,7 +168,7 @@ struct XAigerWriter
                                }
 
                                if (keep)
-                                       keep_bits.insert(bit);
+                                       keep_bits.insert(wirebit);
 
                                if (wire->port_input || keep) {
                                        if (bit != wirebit)