projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
49301b7
)
Remove unused variable
author
Eddie Hung
<eddie@fpgeh.com>
Fri, 16 Aug 2019 20:35:39 +0000
(13:35 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Fri, 16 Aug 2019 20:35:39 +0000
(13:35 -0700)
frontends/aiger/aigerparse.cc
patch
|
blob
|
history
diff --git
a/frontends/aiger/aigerparse.cc
b/frontends/aiger/aigerparse.cc
index 534cc0daa8d444ee47c8f418a0ae33de82e123a5..ac9e31f70b58d2a879a8ee7e00ba5439b0bd4027 100644
(file)
--- a/
frontends/aiger/aigerparse.cc
+++ b/
frontends/aiger/aigerparse.cc
@@
-901,11
+901,6
@@
void AigerReader::post_process()
RTLIL::Cell* cell = module->cell(stringf("$__box%d__", variable));
if (cell) { // ABC could have optimised this box away
module->rename(cell, escaped_s);
- #ifndef NDEBUG
- RTLIL::Module* box_module = design->module(cell->type);
- log_assert(box_module);
- #endif
-
for (const auto &i : cell->connections()) {
RTLIL::IdString port_name = i.first;
RTLIL::SigSpec rhs = i.second;