projects / litex.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 7b10f18)
targets/ppro: reduce SPI flash clock frequency
authorSebastien Bourdeauducq <sb@m-labs.hk>
Fri, 22 Aug 2014 07:24:14 +0000 (15:24 +0800)
committerSebastien Bourdeauducq <sb@m-labs.hk>
Fri, 22 Aug 2014 07:24:14 +0000 (15:24 +0800)
targets/ppro.py patch | blob | history

diff --git a/targets/ppro.py b/targets/ppro.py
index 3bd29ef2b5d5e278212b90635d63c35e7c7adb3b..970342317595a05a7ee6134abafd243641630c0f 100644 (file)
--- a/targets/ppro.py
+++ b/targets/ppro.py
@@ -88,7 +88,7 @@ class BaseSoC(SDRAMSoC):
 
                # BIOS is in SPI flash
                self.submodules.spiflash = spiflash.SpiFlash(platform.request("spiflash2x"),
-                       cmd=0xefef, cmd_width=16, addr_width=24, dummy=4, div=4)
+                       cmd=0xefef, cmd_width=16, addr_width=24, dummy=4, div=6)
                self.flash_boot_address = 0x70000
                self.register_rom(self.spiflash.bus)