move todo page
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 15 Mar 2018 14:15:40 +0000 (14:15 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 15 Mar 2018 14:15:40 +0000 (14:15 +0000)
shakti/m_class/todo.mdwn [new file with mode: 0644]
shakti/todo.mdwn [deleted file]

diff --git a/shakti/m_class/todo.mdwn b/shakti/m_class/todo.mdwn
new file mode 100644 (file)
index 0000000..3b7db75
--- /dev/null
@@ -0,0 +1,29 @@
+# TODO list summary
+
+See diagram:
+[[shakti_libre_riscv.jpg]]
+
+## RISC-V team
+
+* RV64GC SMP Core
+* Analyse and decide L1 / L2 cache sizes
+
+## Richard Herveille
+
+* RGB/TTL interface, AXI conversion
+
+## Rudi @ asics.ws
+
+* AC97/I2S/PCM interface
+* DDR (4-bit) UTMI-to-ULPI
+
+## TBD
+
+* 1/2/4-bit SD/MMC
+* eMMC (8-bit SD/MMC)
+* DDR3/DDR4 PHY
+* Quad SPI (down-compatible to 1-bit SPI)
+* Pinmux (underway)
+* Video Processing Block
+* 3D Engine (Nyuzi?)
+
diff --git a/shakti/todo.mdwn b/shakti/todo.mdwn
deleted file mode 100644 (file)
index 3b7db75..0000000
+++ /dev/null
@@ -1,29 +0,0 @@
-# TODO list summary
-
-See diagram:
-[[shakti_libre_riscv.jpg]]
-
-## RISC-V team
-
-* RV64GC SMP Core
-* Analyse and decide L1 / L2 cache sizes
-
-## Richard Herveille
-
-* RGB/TTL interface, AXI conversion
-
-## Rudi @ asics.ws
-
-* AC97/I2S/PCM interface
-* DDR (4-bit) UTMI-to-ULPI
-
-## TBD
-
-* 1/2/4-bit SD/MMC
-* eMMC (8-bit SD/MMC)
-* DDR3/DDR4 PHY
-* Quad SPI (down-compatible to 1-bit SPI)
-* Pinmux (underway)
-* Video Processing Block
-* 3D Engine (Nyuzi?)
-