projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
5cb4ae4
)
Replace `std::map` with `dict` for `port_new2old_map`, `port_connmap`, and `cellbits_...
author
Alberto Gonzalez
<boqwxp@airmail.cc>
Sun, 19 Apr 2020 22:41:21 +0000
(22:41 +0000)
committer
Alberto Gonzalez
<boqwxp@airmail.cc>
Thu, 14 May 2020 20:06:54 +0000
(20:06 +0000)
passes/techmap/techmap.cc
patch
|
blob
|
history
diff --git
a/passes/techmap/techmap.cc
b/passes/techmap/techmap.cc
index 96508845d4f3571d56e21bcf7c2fc9ea93b7489d..b4df6142ec216b1ab809216ee09159fc4e40281a 100644
(file)
--- a/
passes/techmap/techmap.cc
+++ b/
passes/techmap/techmap.cc
@@
-862,9
+862,9
@@
struct TechmapWorker
techmap_do_cache[new_tpl] = true;
tpl = new_tpl;
-
std::map
<RTLIL::SigBit, RTLIL::SigBit> port_new2old_map;
-
std::map
<RTLIL::SigBit, RTLIL::SigBit> port_connmap;
-
std::map
<RTLIL::SigBit, RTLIL::SigBit> cellbits_to_tplbits;
+
dict
<RTLIL::SigBit, RTLIL::SigBit> port_new2old_map;
+
dict
<RTLIL::SigBit, RTLIL::SigBit> port_connmap;
+
dict
<RTLIL::SigBit, RTLIL::SigBit> cellbits_to_tplbits;
for (auto wire : tpl->wires().to_vector())
{