projects
/
riscv-isa-sim.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
290c702
)
fix D$ model not acknowledging stores
author
Andrew Waterman
<waterman@cs.berkeley.edu>
Fri, 15 Feb 2013 09:24:19 +0000
(
01:24
-0800)
committer
Andrew Waterman
<waterman@cs.berkeley.edu>
Fri, 15 Feb 2013 09:24:19 +0000
(
01:24
-0800)
riscv/cachesim.h
patch
|
blob
|
history
diff --git
a/riscv/cachesim.h
b/riscv/cachesim.h
index d6f5946780611b196f209dacc04ec9a21ffc0a0e..d5dcf38930e0dfeac1933fba51de8068075e6bc2 100644
(file)
--- a/
riscv/cachesim.h
+++ b/
riscv/cachesim.h
@@
-115,7
+115,7
@@
class dcache_sim_t : public cache_memtracer_t
}
void trace(uint64_t addr, size_t bytes, bool store, bool fetch)
{
- if (!fetch) cache->access(addr, bytes,
fals
e);
+ if (!fetch) cache->access(addr, bytes,
stor
e);
}
};