projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
6c34945
)
timinginfo: ignore $specify2 cells if EN is false
author
Eddie Hung
<eddie@fpgeh.com>
Wed, 22 Apr 2020 00:03:28 +0000
(17:03 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Thu, 14 May 2020 17:33:56 +0000
(10:33 -0700)
kernel/timinginfo.h
patch
|
blob
|
history
diff --git
a/kernel/timinginfo.h
b/kernel/timinginfo.h
index 36908868c1ba64ed30b4a736af3c99a1ec9517cc..d818e580b96766be81d828223dfac76b84c1f06e 100644
(file)
--- a/
kernel/timinginfo.h
+++ b/
kernel/timinginfo.h
@@
-82,6
+82,9
@@
struct TimingInfo
for (auto cell : module->cells()) {
if (cell->type == ID($specify2)) {
+ auto en = cell->getPort(ID::EN);
+ if (en.is_fully_const() && !en.as_bool())
+ continue;
auto src = cell->getPort(ID::SRC);
auto dst = cell->getPort(ID::DST);
for (const auto &c : src.chunks())