projects
/
riscv-isa-sim.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
68f504c
)
[sim] set SR_EV for uts
author
Yunsup Lee
<yunsup@cs.berkeley.edu>
Sun, 10 Apr 2011 03:15:22 +0000
(20:15 -0700)
committer
Yunsup Lee
<yunsup@cs.berkeley.edu>
Sun, 10 Apr 2011 03:18:36 +0000
(20:18 -0700)
riscv/processor.cc
patch
|
blob
|
history
diff --git
a/riscv/processor.cc
b/riscv/processor.cc
index 99da902738c90fad01d205257efb84ee0c1972f5..318590870a647eaf71a7ccf9ee4483b630748b74 100644
(file)
--- a/
riscv/processor.cc
+++ b/
riscv/processor.cc
@@
-60,6
+60,7
@@
void processor_t::init(uint32_t _id, char* _mem, size_t _memsz)
{
uts[i] = new processor_t(sim, _mem, _memsz);
uts[i]->set_sr(uts[i]->sr | SR_EF);
+ uts[i]->set_sr(uts[i]->sr | SR_EV);
uts[i]->utidx = i;
}
}