projects / yosys.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: bc5489f)
More TODOs in README
authorClifford Wolf <clifford@clifford.at>
Mon, 18 Mar 2013 14:05:15 +0000 (15:05 +0100)
committerClifford Wolf <clifford@clifford.at>
Mon, 18 Mar 2013 14:05:15 +0000 (15:05 +0100)
README patch | blob | history

diff --git a/README b/README
index 89aa0544ae06e5c5a1b65c09fde6518b253ec379..cbd77bb177563c19cd9946d3b64bd5ea73f6e1f8 100644 (file)
--- a/README
+++ b/README
@@ -197,9 +197,15 @@ TODOs / Open Bugs
 
 - Write "design and implementation of.." document
 
+  - Source tree layout
+  - Data formats (c++ classes, etc.)
+  - Interne misc. frameworks (log, select)
+  - Build system and pass registration
+  - Internal cell library
+
 - Add brief source code documentation to:
 
-   - Most passes and kernel functionalities
+  - Most passes and kernel functionalities
 
 - Implement missing Verilog 2005 features: