projects
/
riscv-isa-sim.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
95fc8e9
)
clarify docstring on id_regs.py
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Mon, 24 Sep 2018 02:04:18 +0000
(
03:04
+0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Mon, 24 Sep 2018 02:04:18 +0000
(
03:04
+0100)
id_regs.py
patch
|
blob
|
history
diff --git
a/id_regs.py
b/id_regs.py
index d74f088dfd83ae750d9814187751f771caca634a..cc1596ab8e22f37b7c3a009ab9c54a5fcc6f93f3 100644
(file)
--- a/
id_regs.py
+++ b/
id_regs.py
@@
-11,6
+11,11
@@
however there may be circumstances where the behaviour of an
instruction has to change depending on "tags" associated with
the registers (security extensions, simple-v extension).
+
+ therefore this code walks the instruction implementations
+ in riscv/insns/*.h looking for register usage patterns.
+ the resultant table can be used *prior* to the emulation,
+ without having to manually maintain such a table.
"""
import os