projects / yosys.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | combined (merge: c383d15 1d5f3fe)
Merge pull request #2578 from zachjs/genblk-port
authorZachary Snow <zach@zachjs.com>
Thu, 11 Feb 2021 15:26:49 +0000 (10:26 -0500)
committerGitHub <noreply@github.com>
Thu, 11 Feb 2021 15:26:49 +0000 (10:26 -0500)
verlog: allow shadowing module ports within generate blocks

1  2 
frontends/verilog/verilog_parser.y patch | diff1 | diff2 | blob | history

diff --cc frontends/verilog/verilog_parser.y
Simple merge