add simple-v risc-v extension proposal page
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 6 Apr 2018 13:45:50 +0000 (14:45 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 6 Apr 2018 13:45:50 +0000 (14:45 +0100)
simple_v_extension.mdwn [new file with mode: 0644]

diff --git a/simple_v_extension.mdwn b/simple_v_extension.mdwn
new file mode 100644 (file)
index 0000000..0c3a9c9
--- /dev/null
@@ -0,0 +1,6 @@
+# SIMD / Simple-V Extension Proposal
+
+* Link to first proposal <https://groups.google.com/a/groups.riscv.org/forum/#!topic/isa-dev/GuukrSjgBH8>
+* Recommendation by Jacob Bachmeyer to make zero-overhead loop an
+  "implicit program-counter" <https://groups.google.com/a/groups.riscv.org/d/msg/isa-dev/vYVi95gF2Mo/SHz6a4_lAgAJ>
+* Re-continuing P-Extension proposal <https://groups.google.com/a/groups.riscv.org/forum/#!msg/isa-dev/IkLkQn3HvXQ/SEMyC9IlAgAJ>