projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
faa35b1
)
(no commit message)
author
lkcl
<lkcl@web>
Mon, 4 Oct 2021 03:34:46 +0000
(
04:34
+0100)
committer
IkiWiki
<ikiwiki.info>
Mon, 4 Oct 2021 03:34:46 +0000
(
04:34
+0100)
3d_gpu/architecture/dynamic_simd.mdwn
patch
|
blob
|
history
diff --git
a/3d_gpu/architecture/dynamic_simd.mdwn
b/3d_gpu/architecture/dynamic_simd.mdwn
index f333f5911ee5f58f99f62e4560aadab401703667..88b39b8da0d662ae19bb9e8555e25473d005b333 100644
(file)
--- a/
3d_gpu/architecture/dynamic_simd.mdwn
+++ b/
3d_gpu/architecture/dynamic_simd.mdwn
@@
-19,7
+19,7
@@
of nmigen language constructs:
* Type 2 high-level DSL. Implemented as Module in nmigen.hdl.dsl
The Type 1 AST low-level proposed modifications mirror and extend the
-existing long-established python `operator` module, which nmigen
+existing long-established python `operator` module
interoperability
, which nmigen
*already leverages* by providing `Value.__add__` and other operator
overrides.