+2014-07-08 Will Newton <will.newton@linaro.org>
+
+ * elf32-arm.c (ELF_MAXPAGESIZE): Increase the default
+ value to 64kB and remove custom setting for NaCl.
+
2014-07-08 Alan Modra <amodra@gmail.com>
* elflink.c (_bfd_elf_copy_link_hash_symbol_type): Copy st_other
#ifdef __QNXTARGET__
#define ELF_MAXPAGESIZE 0x1000
#else
-#define ELF_MAXPAGESIZE 0x8000
+#define ELF_MAXPAGESIZE 0x10000
#endif
#define ELF_MINPAGESIZE 0x1000
#define ELF_COMMONPAGESIZE 0x1000
#undef elf_backend_plt_sym_val
#define elf_backend_plt_sym_val elf32_arm_nacl_plt_sym_val
-#undef ELF_MAXPAGESIZE
-#define ELF_MAXPAGESIZE 0x10000
#undef ELF_MINPAGESIZE
#undef ELF_COMMONPAGESIZE
+2014-07-08 Will Newton <will.newton@linaro.org>
+
+ * emulparams/armelf_linux.sh (TEXT_START_ADDR): Increase
+ alignment to 64kB boundary.
+
2014-07-04 Alan Modra <amodra@gmail.com>
* configure.ac: Update "configure.in" comments.
OTHER_END_SYMBOLS='__end__ = . ;'
OTHER_SECTIONS='.note.gnu.arm.ident 0 : { KEEP (*(.note.gnu.arm.ident)) }'
-TEXT_START_ADDR=0x00008000
+TEXT_START_ADDR=0x00010000
TARGET2_TYPE=got-rel
# ARM does not support .s* sections.
+2014-07-08 Will Newton <will.newton@linaro.org>
+
+ * ld-arm/arm-lib.ld: Increase MAXPAGESIZE value to
+ match bfd.
+ * ld-arm/cortex-a8-fix-bl-rel-plt.d: Update offsets to
+ take into account increased segment alignment.
+ * ld-arm/ifunc-gdesc.r: Likewise.
+ * ld-arm/tls-lib.d: Likewise.
+
2014-07-08 Jiong Wang <jiong.wang@arm.com>
* ld-aarch64/emit-relocs-local-addend-bar.s: New source file.
.gcc_except_table : ONLY_IF_RO { KEEP (*(.gcc_except_table)) *(.gcc_except_table.*) }
/* Adjust the address for the data segment. We want to adjust up to
the same address within the page on the next page up. */
- . = ALIGN (0x8000) - ((0x8000 - .) & (0x8000 - 1)); . = DATA_SEGMENT_ALIGN (0x8000, 0x1000);
+ . = ALIGN (0x10000) - ((0x10000 - .) & (0x10000 - 1)); . = DATA_SEGMENT_ALIGN (0x10000, 0x1000);
/* Exception handling */
.eh_frame : ONLY_IF_RW { KEEP (*(.eh_frame)) }
.gcc_except_table : ONLY_IF_RW { KEEP (*(.gcc_except_table)) *(.gcc_except_table.*) }
8e04: e59fe004 ldr lr, \[pc, #4\] ; 8e10 <targetfn@plt-0x4>
8e08: e08fe00e add lr, pc, lr
8e0c: e5bef008 ldr pc, \[lr, #8\]!
- 8e10: 0000827c \.word 0x0000827c
+ 8e10: 0001027c \.word 0x0001027c
00008e14 <targetfn@plt>:
8e14: e28fc600 add ip, pc, #0, 12
- 8e18: e28cca08 add ip, ip, #8, 20 ; 0x8000
+ 8e18: e28cca10 add ip, ip, #16, 20 ; 0x10000
8e1c: e5bcf27c ldr pc, \[ip, #636\]! ; 0x27c
Disassembly of section \.text:
tmpdir/ifunc-gdesc.so: file format elf32-(big|little)arm
DYNAMIC RELOCATION RECORDS
OFFSET TYPE VALUE
-0000825c R_ARM_IRELATIVE \*ABS\*
-00008248 R_ARM_TLS_DESC \*ABS\*
-00008250 R_ARM_TLS_DESC \*ABS\*
+0001025c R_ARM_IRELATIVE \*ABS\*
+00010248 R_ARM_TLS_DESC \*ABS\*
+00010250 R_ARM_TLS_DESC \*ABS\*
.*: e1a00000 nop ; \(mov r0, r0\)
.*: e1a00000 nop ; \(mov r0, r0\)
.*: e1a0f00e mov pc, lr
- .*: 00008098 .word 0x00008098
- .*: 0000808c .word 0x0000808c
+ .*: 00010098 .word 0x00010098
+ .*: 0001008c .word 0x0001008c
.*: 00000004 .word 0x00000004