projects
/
riscv-isa-sim.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
e4fe343
)
add type store categorisation
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Tue, 23 Oct 2018 05:11:32 +0000
(06:11 +0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Tue, 23 Oct 2018 05:11:32 +0000
(06:11 +0100)
id_regs.py
patch
|
blob
|
history
diff --git
a/id_regs.py
b/id_regs.py
index 3bbd0b8b0c7871008cee0b3d556e6b3054708892..ab31521ba610764d1e2f95af39aff1ecb5b4d7e7 100644
(file)
--- a/
id_regs.py
+++ b/
id_regs.py
@@
-190,8
+190,12
@@
if __name__ == '__main__':
txt += "#define INSN_TYPE_BRANCH\n"
is_branch = 'STD' # standard branch
if insn in ['lb', 'lbu', 'lw', 'lwu', 'ld', 'ldu']:
+ load_insn = True
twin_predication = True
txt += "#define INSN_TYPE_LOAD\n"
+ elif insn in ['sb', 'sbu', 'sw', 'swu', 'sd', 'sdu']:
+ twin_predication = True
+ txt += "#define INSN_TYPE_STORE\n"
elif insn in ['c_lwsp', 'c_ldsp', 'c_lqsp', 'c_flwsp', 'c_fldsp']:
twin_predication = True
immed_offset = 'LD'