projects / yosys.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 847fd36)
anlogic: fix dbits of Anlogic Eagle DRAM16X4
authorIcenowy Zheng <icenowy@aosc.io>
Tue, 18 Dec 2018 06:38:44 +0000 (14:38 +0800)
committerIcenowy Zheng <icenowy@aosc.io>
Tue, 18 Dec 2018 06:38:44 +0000 (14:38 +0800)
The dbits of DRAM16X4 is wrong set to 2, which leads to waste of DRAM
bits.

Fix the dbits number in the RAM configuration.

Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
techlibs/anlogic/drams.txt patch | blob | history

diff --git a/techlibs/anlogic/drams.txt b/techlibs/anlogic/drams.txt
index 2bff14a03f50898dbc90bc6820a8b0d5d305b800..eb94775ae67505452dd812fc2dd168780be8b564 100644 (file)
--- a/techlibs/anlogic/drams.txt
+++ b/techlibs/anlogic/drams.txt
@@ -1,7 +1,7 @@
 bram $__ANLOGIC_DRAM16X4
   init 0
   abits 4
-  dbits 2
+  dbits 4
   groups 2
   ports  1 1
   wrmode 0 1