projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
df3ad70
)
(no commit message)
author
lkcl
<lkcl@web>
Sat, 3 Mar 2018 09:02:02 +0000
(09:02 +0000)
committer
IkiWiki
<ikiwiki.info>
Sat, 3 Mar 2018 09:02:02 +0000
(09:02 +0000)
shakti/m_class/EINT.mdwn
patch
|
blob
|
history
diff --git
a/shakti/m_class/EINT.mdwn
b/shakti/m_class/EINT.mdwn
index e69de29bb2d1d6434b8b29ae775ad8c2e48c5391..fa3ca9b6fca0046be1eec395e1c50279ea608315 100644
(file)
--- a/
shakti/m_class/EINT.mdwn
+++ b/
shakti/m_class/EINT.mdwn
@@
-0,0
+1,7
@@
+# EINT
+
+* <http://bugs.libre-riscv.org/show_bug.cgi?id=14>
+* <https://github.com/sifive/sifive-blocks/tree/master/src/main/scala/devices/>
+ includes GPIO, SPI, UART, JTAG, I2C, PinCtrl, UART and PWM. Also included
+ is a Watchdog Timer and others.
+* <https://opencores.org/project,simple_pic>