projects
/
riscv-isa-sim.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
aff796d
)
Fix cut-and-paste bug in 64-bit SBA loads.
author
Tim Newsome
<tim@sifive.com>
Wed, 5 Sep 2018 20:27:58 +0000
(13:27 -0700)
committer
Tim Newsome
<tim@sifive.com>
Wed, 5 Sep 2018 20:29:22 +0000
(13:29 -0700)
Fixes #234.
riscv/debug_module.cc
patch
|
blob
|
history
diff --git
a/riscv/debug_module.cc
b/riscv/debug_module.cc
index b209347a2704fbb738f63c16b3e31cf69793d3d8..96de3c8ab234f59aa23cf079a16a9395f37acee4 100644
(file)
--- a/
riscv/debug_module.cc
+++ b/
riscv/debug_module.cc
@@
-280,7
+280,7
@@
void debug_module_t::sb_read()
} else if (sbcs.sbaccess == 2 && max_bus_master_bits >= 32) {
sbdata[0] = sim->debug_mmu->load_uint32(address);
} else if (sbcs.sbaccess == 3 && max_bus_master_bits >= 64) {
- uint64_t value = sim->debug_mmu->load_uint
32
(address);
+ uint64_t value = sim->debug_mmu->load_uint
64
(address);
sbdata[0] = value;
sbdata[1] = value >> 32;
} else {