projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
e5b8bb9
)
ABC -> ABC9
author
Eddie Hung
<eddieh@ece.ubc.ca>
Thu, 21 Feb 2019 01:36:57 +0000
(17:36 -0800)
committer
Eddie Hung
<eddieh@ece.ubc.ca>
Thu, 21 Feb 2019 01:36:57 +0000
(17:36 -0800)
passes/techmap/abc9.cc
patch
|
blob
|
history
diff --git
a/passes/techmap/abc9.cc
b/passes/techmap/abc9.cc
index 3f0072d24f4aa127d1fa93fd1a47d5f9fcd5bb05..4b045cbea2e1f7832b8bc4dc3fee7a4879e14366 100644
(file)
--- a/
passes/techmap/abc9.cc
+++ b/
passes/techmap/abc9.cc
@@
-532,7
+532,7
@@
void abc9_module(RTLIL::Design *design, RTLIL::Module *current_module, std::stri
ifs.close();
- log_header(design, "Re-integrating ABC results.\n");
+ log_header(design, "Re-integrating ABC
9
results.\n");
RTLIL::Module *mapped_mod = mapped_design->modules_["\\netlist"];
if (mapped_mod == NULL)
log_error("ABC output file does not contain a module `netlist'.\n");