projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
16316aa
)
st.ffP from if to assert
author
Eddie Hung
<eddie@fpgeh.com>
Tue, 3 Sep 2019 23:37:59 +0000
(16:37 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Tue, 3 Sep 2019 23:37:59 +0000
(16:37 -0700)
passes/pmgen/xilinx_dsp.cc
patch
|
blob
|
history
diff --git
a/passes/pmgen/xilinx_dsp.cc
b/passes/pmgen/xilinx_dsp.cc
index 17e05c39cbd110826ef4949fcc10f22b4c7a2644..95105275bf482b08db37631ace6f375545f1012d 100644
(file)
--- a/
passes/pmgen/xilinx_dsp.cc
+++ b/
passes/pmgen/xilinx_dsp.cc
@@
-59,7
+59,8
@@
void pack_xilinx_dsp(dict<SigBit, Cell*> &bit_to_driver, xilinx_dsp_pm &pm)
log(" adder %s (%s)\n", log_id(st.postAdd), log_id(st.postAdd->type));
SigSpec &opmode = cell->connections_.at("\\OPMODE");
- if (st.ffP && st.postAddMux) {
+ if (st.postAddMux) {
+ log_assert(st.ffP);
opmode[4] = st.postAddMux->getPort("\\S");
pm.autoremove(st.postAddMux);
}