projects / yosys.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | combined (merge: 84982b3 4f426c2)
Merge pull request #1393 from whitequark/write_verilog-avoid-init
authorClifford Wolf <clifford@clifford.at>
Sun, 27 Oct 2019 09:25:01 +0000 (10:25 +0100)
committerGitHub <noreply@github.com>
Sun, 27 Oct 2019 09:25:01 +0000 (10:25 +0100)
write_verilog: do not print (*init*) attributes on regs


Trivial merge