projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
2d795fb
)
ice40: add SB_SPRAM256KA arrival time
author
Eddie Hung
<eddie@fpgeh.com>
Fri, 24 Jan 2020 20:16:05 +0000
(12:16 -0800)
committer
Eddie Hung
<eddie@fpgeh.com>
Fri, 24 Jan 2020 20:17:09 +0000
(12:17 -0800)
techlibs/ice40/cells_sim.v
patch
|
blob
|
history
diff --git
a/techlibs/ice40/cells_sim.v
b/techlibs/ice40/cells_sim.v
index 7d1b37fd695b2ecf32b91074dfae4b3c78d0dca9..50eab5dde39270b11f49819b27c35b6c43b61a51 100644
(file)
--- a/
techlibs/ice40/cells_sim.v
+++ b/
techlibs/ice40/cells_sim.v
@@
-1126,6
+1126,7
@@
module SB_SPRAM256KA (
input [15:0] DATAIN,
input [3:0] MASKWREN,
input WREN, CHIPSELECT, CLOCK, STANDBY, SLEEP, POWEROFF,
+ `ABC9_ARRIVAL_U(1821) // https://github.com/cliffordwolf/icestorm/blob/95949315364f8d9b0c693386aefadf44b28e2cf6/icefuzz/timings_up5k.txt#L13207
output reg [15:0] DATAOUT
);
`ifndef BLACKBOX