projects / mesa.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 0f195f2)
intel: genxml: add ACTHD registers
authorLionel Landwerlin <lionel.g.landwerlin@intel.com>
Thu, 9 Mar 2017 15:38:43 +0000 (15:38 +0000)
committerLionel Landwerlin <lionel.g.landwerlin@intel.com>
Tue, 4 Apr 2017 20:22:26 +0000 (21:22 +0100)
Signed-off-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Reviewed-by: Matt Turner <mattst88@gmail.com>
src/intel/genxml/gen8.xml patch | blob | history
src/intel/genxml/gen9.xml patch | blob | history

diff --git a/src/intel/genxml/gen8.xml b/src/intel/genxml/gen8.xml
index 91573ae73a57aa7290c6940f2d25095f588c86e8..be547488768edd72c704df309dc7cdaf27f917e2 100644 (file)
--- a/src/intel/genxml/gen8.xml
+++ b/src/intel/genxml/gen8.xml
@@ -3348,4 +3348,20 @@
     <field name="Context Was Not Marked As Present When Doing DMA" start="15" end="15" type="bool"/>
   </register>
 
+  <register name="ACTHD_UDW" length="1" num="0x205c">
+    <field name="Head Pointer Upper DWORD" start="0" end="15" type="uint" default="0"/>
+  </register>
+
+  <register name="BCS_ACTHD_UDW" length="1" num="0x2205c">
+    <field name="Head Pointer Upper DWORD" start="0" end="15" type="uint" default="0"/>
+  </register>
+
+  <register name="VCS_ACTHD_UDW" length="1" num="0x1205c">
+    <field name="Head Pointer Upper DWORD" start="0" end="15" type="uint" default="0"/>
+  </register>
+
+  <register name="VECS_ACTHD_UDW" length="1" num="0x1a05c">
+    <field name="Head Pointer Upper DWORD" start="0" end="15" type="uint" default="0"/>
+  </register>
+
 </genxml>
diff --git a/src/intel/genxml/gen9.xml b/src/intel/genxml/gen9.xml
index 448ac6c8abd39949a620acccaf6f520b826da19b..7509e49236a828ef5d49611b3f808cdc55232e1b 100644 (file)
--- a/src/intel/genxml/gen9.xml
+++ b/src/intel/genxml/gen9.xml
@@ -3632,4 +3632,20 @@
     <field name="Context Was Not Marked As Present When Doing DMA" start="15" end="15" type="bool"/>
   </register>
 
+  <register name="ACTHD_UDW" length="1" num="0x205c">
+    <field name="Head Pointer Upper DWORD" start="0" end="15" type="uint" default="0"/>
+  </register>
+
+  <register name="BCS_ACTHD_UDW" length="1" num="0x2205c">
+    <field name="Head Pointer Upper DWORD" start="0" end="15" type="uint" default="0"/>
+  </register>
+
+  <register name="VCS_ACTHD_UDW" length="1" num="0x1205c">
+    <field name="Head Pointer Upper DWORD" start="0" end="15" type="uint" default="0"/>
+  </register>
+
+  <register name="VECS_ACTHD_UDW" length="1" num="0x1a05c">
+    <field name="Head Pointer Upper DWORD" start="0" end="15" type="uint" default="0"/>
+  </register>
+
 </genxml>