projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
2d436bc
)
opt_clean: Add missing assignments to opt.did_something.
author
Marcelina Kościelnicka
<mwk@0x04.net>
Sat, 11 Apr 2020 14:59:10 +0000
(16:59 +0200)
committer
Marcelina Kościelnicka
<mwk@0x04.net>
Wed, 15 Apr 2020 14:20:56 +0000
(16:20 +0200)
passes/opt/opt_clean.cc
patch
|
blob
|
history
diff --git
a/passes/opt/opt_clean.cc
b/passes/opt/opt_clean.cc
index da3961218639f257770942269b49b60b89454bb5..6271376f1fab51a40baa1d972ec7eeb24dc80588 100644
(file)
--- a/
passes/opt/opt_clean.cc
+++ b/
passes/opt/opt_clean.cc
@@
-406,6
+406,9
@@
bool rmunused_module_signals(RTLIL::Module *module, bool purge_mode, bool verbos
if (verbose && del_temp_wires_count)
log_debug(" removed %d unused temporary wires.\n", del_temp_wires_count);
+ if (!del_wires_queue.empty())
+ module->design->scratchpad_set_bool("opt.did_something", true);
+
return !del_wires_queue.empty();
}
@@
-476,6
+479,9
@@
bool rmunused_module_init(RTLIL::Module *module, bool purge_mode, bool verbose)
next_wire:;
}
+ if (did_something)
+ module->design->scratchpad_set_bool("opt.did_something", true);
+
return did_something;
}