(no commit message)

diff --git a/openpower/sv/cr_ops.mdwn b/openpower/sv/cr_ops.mdwn
index 5e49d7ab0610662e86d6cea1c17e881d88e53f38..f6e48d89a6bb2a657caf1f7237186a966e6b431a 100644 (file)
--- a/openpower/sv/cr_ops.mdwn
+++ b/openpower/sv/cr_ops.mdwn
@@ -20,6 +20,13 @@ SVP64 RM `MODE` (includes `ELWIDTH` bits) for CR-based operations:
 | - | - | ----- | --- |---------|----------------- |
 |dz |VLi| 01    | inv |  CR-bit | normal mode      |
 |sz |VLi| 01    | inv |  dz Rc1 | VLSET mode       |
+| / | / | 00    |   0 |  dz  sz | normal mode                      |
+| / | / | 00    |   1 | 0  RG   | scalar reduce mode (mapreduce), SUBVL=1 |
+| / | / | 00    |   1 | 1  CRM  | parallel reduce mode (mapreduce), SUBVL=1 |
+| / | / | 00    |   1 | SVM RG  | subvector reduce mode, SUBVL>1   |
+| / | / | 10    |   / | /   /   |  RESERVED |
+|dz | / | 11    | inv | CR-bit  |  Rc=1: pred-result CR sel |
+|sz | / | 11    | inv | dz  RC1 |  Rc=0: pred-result z/nonz |
 
 Fields: