re PR target/20813 (ICE in gen_reg_rtx for 3 spec tests)
authorDavid Edelsohn <edelsohn@gnu.org>
Thu, 28 Apr 2005 18:52:21 +0000 (18:52 +0000)
committerDavid Edelsohn <dje@gcc.gnu.org>
Thu, 28 Apr 2005 18:52:21 +0000 (14:52 -0400)
PR target/20813
* config/rs6000/aix43.h (SUBSUBTARGET_SWITCHES, aix64): Add
MASK_PPC_GFXOPT.
* config/rs6000/aix51.h (SUBSUBTARGET_SWITCHES, aix64): Same.
* config/rs6000/aix52.h (SUBSUBTARGET_SWITCHES, aix64): Same.
* config/rs6000/sysv4.h (SUBTARGET_SWITCHES, 64): Same.

From-SVN: r98934

gcc/ChangeLog
gcc/config/rs6000/aix43.h
gcc/config/rs6000/aix51.h
gcc/config/rs6000/aix52.h
gcc/config/rs6000/sysv4.h

index aa573ebc0d7c519e705278d4aa3548eef9edf7f8..4ce81e094bf49bb3d0188f204a2bbf676d4b2219 100644 (file)
@@ -1,3 +1,12 @@
+2005-04-28  David Edelsohn  <edelsohn@gnu.org>
+
+       PR target/20813
+       * config/rs6000/aix43.h (SUBSUBTARGET_SWITCHES, aix64): Add
+       MASK_PPC_GFXOPT.
+       * config/rs6000/aix51.h (SUBSUBTARGET_SWITCHES, aix64): Same.
+       * config/rs6000/aix52.h (SUBSUBTARGET_SWITCHES, aix64): Same.
+       * config/rs6000/sysv4.h (SUBTARGET_SWITCHES, 64): Same.
+
 2005-04-28  Richard Earnshaw  <richard.earnshaw@arm.com>
 
        * arm.c (legitimize_pic_address): Fix sense of assertion test for
index 12ac88b715ba6fffaca94e81af10db05c5667ac1..66452879a2db2d0f0e6d91848394d800b960f746 100644 (file)
@@ -23,8 +23,9 @@
 
 /* AIX 4.3 and above support 64-bit executables.  */
 #undef  SUBSUBTARGET_SWITCHES
-#define SUBSUBTARGET_SWITCHES                                  \
-  {"aix64",            MASK_64BIT | MASK_POWERPC64 | MASK_POWERPC,     \
+#define SUBSUBTARGET_SWITCHES                                          \
+  {"aix64",            MASK_64BIT | MASK_POWERPC64                     \
+                         | MASK_POWERPC | MASK_PPC_GFXOPT,             \
    N_("Compile for 64-bit pointers") },                                        \
   {"aix32",            - (MASK_64BIT | MASK_POWERPC64),                \
    N_("Compile for 32-bit pointers") },                                        \
index 6b1319691b6964d36e8c11e6e4cf3829b815a81d..787892774ae049ea1832bbee853b18e220bff0f6 100644 (file)
@@ -22,8 +22,9 @@
 
 /* AIX V5 and above support 64-bit executables.  */
 #undef  SUBSUBTARGET_SWITCHES
-#define SUBSUBTARGET_SWITCHES                                  \
-  {"aix64",            MASK_64BIT | MASK_POWERPC64 | MASK_POWERPC,     \
+#define SUBSUBTARGET_SWITCHES                                          \
+  {"aix64",            MASK_64BIT | MASK_POWERPC64                     \
+                         | MASK_POWERPC | MASK_PPC_GFXOPT,             \
    N_("Compile for 64-bit pointers") },                                        \
   {"aix32",            - (MASK_64BIT | MASK_POWERPC64),                \
    N_("Compile for 32-bit pointers") },                                        \
index 3c1a2ad90775faa13186d34aed7630a571841aa0..c038663aa630abf0c966c46dfcf184b2622589b8 100644 (file)
@@ -22,8 +22,9 @@
 
 /* AIX V5 and above support 64-bit executables.  */
 #undef  SUBSUBTARGET_SWITCHES
-#define SUBSUBTARGET_SWITCHES                                  \
-  {"aix64",            MASK_64BIT | MASK_POWERPC64 | MASK_POWERPC,     \
+#define SUBSUBTARGET_SWITCHES                                          \
+  {"aix64",            MASK_64BIT | MASK_POWERPC64                     \
+                         | MASK_POWERPC | MASK_PPC_GFXOPT,             \
    N_("Compile for 64-bit pointers") },                                        \
   {"aix32",            - (MASK_64BIT | MASK_POWERPC64),                \
    N_("Compile for 32-bit pointers") },                                        \
index 1d1f0a89f21beaf88edfa953739774c945b92714..deb487030260c8dc0c1422df25c7285f9cfc9931 100644 (file)
@@ -132,7 +132,7 @@ extern const char *rs6000_tls_size_string; /* For -mtls-size= */
   { "bit-word",                -MASK_NO_BITFIELD_WORD, "" },                   \
   { "no-bit-word",      MASK_NO_BITFIELD_WORD,                         \
     N_("Do not allow bit-fields to cross word boundaries") },          \
-  { "regnames",                  MASK_REGNAMES,                                \
+  { "regnames",                 MASK_REGNAMES,                                 \
     N_("Use alternate register names") },                              \
   { "no-regnames",      -MASK_REGNAMES,                                \
     N_("Don't use alternate register names") },                                \
@@ -150,7 +150,8 @@ extern const char *rs6000_tls_size_string; /* For -mtls-size= */
     N_("Set the PPC_EMB bit in the ELF flags header") },               \
   { "windiss",          0, N_("Use the WindISS simulator") },          \
   { "shlib",            0, N_("no description yet") },                 \
-  { "64",               MASK_64BIT | MASK_POWERPC64 | MASK_POWERPC,    \
+  { "64",               MASK_64BIT | MASK_POWERPC64                    \
+                          | MASK_POWERPC | MASK_PPC_GFXOPT,            \
                         N_("Generate 64-bit code") },                  \
   { "32",               - (MASK_64BIT | MASK_POWERPC64),               \
                         N_("Generate 32-bit code") },                  \